English
Language : 

ICS843004 Datasheet, PDF (1/16 Pages) Integrated Circuit Systems – FEMTOCLOCKS™ LVCMOS/CRYSTAL-TO- 3.3V LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
ICS843004
FEMTOCLOCKS™ LVCMOS/CRYSTAL-TO-
3.3V LVPECL FREQUENCY SYNTHESIZER
GENERAL DESCRIPTION
The ICS843004 is a 4 output LVPECL synthesizer
ICS
optimized to generate Fibre Channel reference
HiPerClockS™ clock frequencies and is a member of the
HiPerClocksTM family of high performance clock
solutions from ICS. Using a 26.5625MHz 18pF
parallel resonant crystal, the following frequencies can be
generated based on the 2 frequency select pins (F_SEL[1:0]):
212.5MHz, 187.5MHz, 159.375MHz, 156.25, 106.25MHz, and
53.125MHz. The ICS843004 uses ICS’ 3rd generation low phase
noise VCO technology and can achieve 1ps or lower typical
rms phase jitter, easily meeting Fibre Channel jitter requirements.
The ICS843004 is packaged in a small 24-pin TSSOP package.
FEATURES
• Four 3.3V LVPECL outputs
• Selectable crystal oscillator interface
or LVCMOS/LVTTL single-ended input
• Supports the following output frequencies: 212.5MHz,
187.5MHz, 159.375MHz, 156.25, 106.25MHz, 53.125MHz
• VCO range: 560MHz - 680MHz
• RMS phase jitter @ 212.5MHz, using a 26.5625MHz crystal
(637KHz - 10MHz): 0.72ps (typical)
• RMS phase noise at 212.5MHz (typical)
Phase noise:
Offset
Noise Power
100Hz ............... -95.0 dBc/Hz
1KHz .............. -114.3 dBc/Hz
10KHz .............. -123.8 dBc/Hz
100KHz .............. -124.6 dBc/Hz
• Full 3.3V supply mode
• -30°C to 85°C ambient operating temperature
FREQUENCY SELECT FUNCTION TABLE
Input
Frequency
26.5625
26.5625
26.5625
26.5625
26.04166
23.4375
F_SEL1
0
Inputs
F_SEL0
M Divider
Value
0
24
0
1
24
1
0
24
1
1
24
0
1
24
0
0
24
N Divider
Value
3
4
6
12
4
3
Output
M/N
Frequency
Divider Value (MHz)
8
212.5
6
159.375
4
106.25
2
53.125
6
156.25
8
187.5
BLOCK DIAGRAM
F_SEL[1:0] Pulldown
nPLL_SEL Pulldown
TEST_CLK Pulldown
1
26.5625MHz
XTAL_IN
OSC
0
XTAL_OUT
nXTAL_SEL Pulldown
2
Phase
Detector
1
VCO
637.5MHz
(w/26.5625MHz
0
Reference)
F_SEL[1:0]
0 0 ÷3
0 1 ÷4
1 0 ÷6
1 1 ÷12
M = 24 (fixed)
MR Pulldown
843004AG
www.icst.com/products/hiperclocks.html
1
PIN ASSIGNMENT
nQ1 1
Q1 2
VCCo 3
Q0 4
nQ0 5
MR 6
nPLL_SEL 7
nc 8
VCCA 9
F_SEL0 10
VCC 11
F_SEL1 12
24 nQ2
23 Q2
2 2 VCCO
21 Q3
20 nQ3
1 9 VEE
18 nc
17 nXTAL_SEL
16 TEST_CLK
1 5 VEE
14 XTAL_IN
13 XTAL_OUT
ICS843004
24-Lead TSSOP
4.40mm x 7.8mm x 0.92mm
package body
G Package
Q0
Top View
nQO
Q1
nQ1
Q2
nQ2
Q3
nQ3
REV. A NOVEMBER 18, 2004