IC63LV1024 Datasheet, PDF (9/10 Pages) Integrated Circuit Solution Inc – 128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT

IC63LV1024
WRITE CYCLE NO. 2 (CE Controlled)^(1,2)
ADDRESS
OE
t WC
VALID ADDRESS
t HA
CE ^LOW
WE
DOUT
t SA
DATA UNDEFINED
t AW
t PWE1
t HZWE
DIN
HIGH-Z
t LZWE
t SD
t HD
DATAIN VALID
WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)
t WC
ADDRESS
VALID ADDRESS
t HA
OE ^LOW
CE_WR2.eps
CE _LOW
WE
DOUT
t SA
DATA UNDEFINED
t AW
t PWE2
t HZWE
HIGH-Z
t LZWE
t SD
t HD
DIN
DATAIN VALID
CE_WR3.eps
Notes:
1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write,
but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling
edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if OE ≥ VIH.
Integrated Circuit Solution Inc.
9
AHSR025-0D 04/16/2004