IS61SF6432 Datasheet, PDF (14/16 Pages) Integrated Circuit Solution Inc – 64K x 32 SYNCHRONOUS FLOW-THROUGH STATIC RAM

IS61SF6432
SNOOZE AND RECOVERY CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)
Symbol Parameter
-9
-10
Min. Max.
Min. Max.
Unit
tKC
Cycle Time
13 —
15 —
ns
tKH
Clock High Time
6—
6—
ns
tKL
Clock Low Time
6—
6—
ns
tKQ
Clock Access Time
—9
— 10
ns
tKQX⁽⁴⁾ Clock High to Output Invalid
2—
2—
ns
tKQLZ^(4,5) Clock High to Output Low-Z
0—
0—
ns
tKQHZ^(4,5) Clock High to Output High-Z
26
2
6
ns
tOEQ
Output Enable to Output Valid
—6
—6
ns
tOEQX⁽⁴⁾ Output Disable to Output Invalid
0—
0—
ns
tOELZ^(4,5) Output Enable to Output Low-Z
0—
0—
ns
tOEHZ^(4,5) Output Disable to Output High-Z
—6
—
6
ns
tAS
Address Setup Time
2.5 —
2.5 —
ns
tSS
Address Status Setup Time
2.5 —
2.5 —
ns
tCES
Chip Enable Setup Time
2.5 —
2.5 —
ns
tAH
Address Hold Time
0.5 —
0.5 —
ns
tSH
Address Status Hold Time
0.5 —
0.5 —
ns
tCEH
Chip Enable Hold Time
0.5 —
0.5 —
ns
tZZS
ZZ Standby⁽¹⁾
2—
2—
cyc
tZZREC ZZ Recovery⁽²⁾
2—
2—
cyc
tCFG
Configuration Setup⁽³⁾
52 —
60 —
ns
Notes:
1. The assertion of ZZ allows the SRAM to enter a lower power state than when deselected within the time specified. Data
retention is guaranteed when ZZ is asserted and clock remains active.
2. ADSC and ADSP must not be asserted for at least 2 cyc after leaving ZZ state.
3. Configuration signal MODE is static and must not change during normal operation.
4. Guaranteed but not 100% tested. This parameter is periodically sampled.
5. Tested with load in Figure 2.
14
Integrated Circuit Solution Inc.
SSR004-0B