English
Language : 

IS41C8512 Datasheet, PDF (1/18 Pages) Integrated Circuit Solution Inc – 512K x 8 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IS41C8512
IS41LV8512
512K x 8 (4-MBIT) DYNAMIC RAM
WITH EDO PAGE MODE
.EATURES
• Extended Data-Out (EDO) Page Mode access cycle
• TTL compatible inputs and outputs; tristate I/O
• Refresh Interval: 1024 cycles /16 ms
• Refresh Mode: RAS-Only, CAS-before-RAS (CBR),
Hidden
• JEDEC standard pinout
• Single power supply:
5V ± 10% (IS41C8512)
3.3V ± 10% (IS41LV8512)
• Byte Write and Byte Read operation via CAS
• Industrail Temperature Range -40oC to 85oC
DESCRIPTION
The 1+51 IS41C8512 and IS41LV8512 is a 524,288 x 8-bit
high-performance CMOS Dynamic Random Access Memories.
The IS41C8512 offer an accelerated cycle access called EDO
Page Mode. EDO Page Mode allows 512 random accesses
within a single row with access cycle time as short as 10 ns per
8-bit.
These features make the IS41C8512and IS41LV8512 ideally
suited for high-bandwidth graphics, digital signal processing,
high-performance computing systems, and peripheral
applications.
The IS41C8512 is packaged in a 28-pin 400mil SOJ and
400mil TSOP-2.
KEY TIMING PARAMETERS
Parameter
Max. RAS Access Time (tRAC)
Max. CAS Access Time (tCAC)
Max. Column Address Access Time (tAA)
Min. EDO Page Mode Cycle Time (tPC)
Min. Read/Write Cycle Time (tRC)
-35
-50
-60
Unit
35
50
60
ns
10
14
15
ns
18
25
30
ns
12
20
25
ns
60
90
110
ns
PIN CON.IGURATIONS
28 Pin SOJ, TSOP-2
VCC 1
I/O0 2
I/O1 3
I/O2 4
I/O3 5
NC 6
WE 7
RAS 8
A9 9
A0 10
A1 11
A2 12
A3 13
VCC 14
28 GND
27 I/O7
26 I/O6
25 I/O5
24 I/O4
23 CAS
22 OE
21 NC
20 A8
19 A7
18 A6
17 A5
16 A4
15 GND
PIN DESCRIPTIONS
A0-A9
I/O0-7
WE
OE
RAS
CAS
Vcc
GND
NC
Address Inputs
Data Inputs/Outputs
Write Enable
Output Enable
Row Address Strobe
Column Address Strobe
Power
Ground
No Connection
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.
Integrated Circuit Solution Inc.
1
DR008-0B