English
Language : 

HYMD232726A8-M Datasheet, PDF (8/16 Pages) Hynix Semiconductor – Unbuffered DDR SDRAM DIMM
HYMD232726A(L)8-M/K/H/L
DC CHARACTERISTICS II (TA=0 to 70oC, Voltage referenced to VSS = 0V)
Parameter
Symbol
Test Condition
Speed
Unit Note
-M -K -H -L
Operating Current
IDD0
One bank; Active Precharge; tRC=tRC(min);
tCK= tCK(min); DQ,DM and DQS inputs
changing twice per clock cycle; address and
control inputs changing once per clock cycle
945 855 855 810 mA
Operating Current
One bank; Active - Read - Precharge; Burst
IDD1
Length=2; tRC=tRC(min); tCK=tCK(min);
address and control inputs changing once per
1350
1170
1170
1080
mA
clock cycle
Precharge Power Down
Standby Current
IDD2P
All banks idle; Power down - mode; CKE=Low,
tCK=tCK(min)
180
1080
Idle Standby Current
/CS=High, All banks idle; tCK=tCK(min); CKE=
IDD2F
High; address and control inputs changing
once per clock cycle. VIN=VREF for DQ, DQS
450
360
360
315
mA
and DM
Active Power Down
Standby Current
IDD3P
One bank active; Power down mode;
CKE=Low, tCK=tCK(min)
225
mA
Active Standby Current
IDD3N
/CS=HIGH; CKE=HIGH; One bank; Active-
Precharge; tRC=tRAS(max); tCK=tCK(min);
DQ, DM and DQS inputs changing twice per
clock cycle; Address and other control inputs
changing once per clock cycle
540 450 450 450 mA
Operating Current
IDD4R
Burst=2; Reads; Continuous burst; One bank
active; Address and control inputs changing
once per clock cycle; tCK=tCK(min);
IOUT=0mA
2610
2250
2250
1710
Operating Current
Burst=2; Writes; Continuous burst; One bank
IDD4W
active; Address and control inputs changing
once per clock cycle; tCK=tCK(min); DQ, DM
2610 2250 2250 1710
mA
and DQS inputs changing twice per clock cycle
Auto Refresh Current
IDD5
tRC=tRFC(min) - 8*tCK for DDR200 at
100Mhz, 10*tCK for DDR266A & DDR266B at
133Mhz; distributed refresh
2070 1890 1890 1755
Self Refresh Current
IDD6
CKE=<0.2V; External clock on;
tCK=tCK(min)
Normal
Low Power
27
13.5
mA
mA
Operating Current - Four
Bank Operation
IDD7
Four bank interleaving with BL=4 Refer to the
following page for detailed test condition
2835
2745
2745
2520
mA
Rev. 0.2/May. 02
8