English
Language : 

HT46C47 Datasheet, PDF (1/39 Pages) Holtek Semiconductor Inc – A/D Type 8-Bit MCU
HT46R47/HT46C47
A/D Type 8-Bit MCU
Features
· Operating voltage:
fSYS=4MHz: 2.2V~5.5V
fSYS=8MHz: 3.3V~5.5V
· 13 bidirectional I/O lines (max.)
· 1 interrupt input shared with an I/O line
· 8-bit programmable timer/event counter with overflow
interrupt and 7-stage prescaler
· On-chip crystal and RC oscillator
· Watchdog Timer
· 2048´14 program memory
· 64´8 data memory RAM
· Supports PFD for sound generation
· HALT function and wake-up feature reduce power
consumption
· Up to 0.5ms instruction cycle with 8MHz system clock
at VDD=5V
· Six-level subroutine nesting
· 4 channels 9-bit resolution A/D converter
· 1 channel 8-bit PWM output shared with an I/O line
· Bit manipulation instruction
· 14-bit table read instruction
· 63 powerful instructions
· All instructions in one or two machine cycles
· Low voltage reset function
· 18-pin DIP/SOP package
General Description
The HT46R47/HT46C47 are 8-bit, high performance,
RISC architecture microcontroller devices specifically
designed for A/D applications that interface directly to
analog signals, such as those from sensors. The mask
version HT46C47 is fully pin and functionally compatible
with the OTP version HT46R47 device.
The advantages of low power consumption, I/O flexibil-
ity, programmable frequency divider, timer functions,
oscillator options, multi-channel A/D Converter, Pulse
Width Modulation function, HALT and wake-up func-
tions, enhance the versatility of these devices to suit a
wide range of A/D application possibilities such as sen-
sor signal processing, motor driving, industrial control,
consumer products, subsystem controllers, etc.
Block Diagram
P A 5 /IN T
Rev. 1.30
P ro g ra m
ROM
P ro g ra m
C o u n te r
STAC K
In te rru p t
C ir c u it
IN T C
In s tr u c tio n
R e g is te r
MP
M
U
X
D ATA
M e m o ry
In s tr u c tio n
D ecoder
T im in g
G e n e ra to r
O SC2
O SC1
RES
VDD
VSS
M UX
A LU
S h ifte r
STATU S
P A 3,P A 5
A C C LV R
TM R C
TM R
M
P r e s c a le r
fS Y S
U
X
P A 4 /T M R
P A 3 /P F D
W DT
P r e s c a le r
PW M
PDC
P o rt D
PD
PA4
fS Y S /4
M
W DT
U
X
RC O SC
P D 0 /P W M
4 -C h a n n e l
A /D C o n v e rte r
PBC
P o rt B
PB
P B 0 /A N 0 ~ P B 3 /A N 3
PAC
P o rt A
PA
P A 0~P A 2
P A 3 /P F D
P A 4 /T M R
P A 5 /IN T
P A 6~P A 7
1
May 3, 2004