HMC905LP3E Datasheet, PDF (1/10 Pages) Hittite Microwave Corporation – 6 GHz LOW NOISE PROGRAMMABLE DIVIDER (N = 1 to 4)

v00.0310
HMC905LP3E
6 GHz LOW NOISE PROGRAMMABLE
DIVIDER (N = 1 to 4)
4
4-1
Typical Applications
The HMC905LP3E is ideal for:
• LO Generation with Low Noise Floor
• Software Defined Radios
• Clock Generators
• Fast Switching Synthesizers
• Military Applications
• Test Equipment
• Sensors
Functional Diagram
Features
Low Noise Floor:
-164 dBc/Hz at 10 MHz Offset for N = 4
Programmable Frequency Divider, N = 1, 2, 3 or 4
400 MHz to 6 GHz Input Frequency Range
Up to +6 dBm Output Power
Sleep Mode: Consumes <1 µA
16 Lead 3X3 mm SMT Package: 9mm²
General Description
The HMC905LP3E is a SiGe BiCMOS low noise
programmable frequency divider in a 3x3 mm lead-
less surface mount package. The circuit can be pro-
grammed to divide from N = 1 to N = 4 in the 400 MHz
to 6 GHz input frequency range. The high level out-
put power (up to 6 dBm single ended) with a very low
SSB phase noise and 50% duty cycle makes this
device ideal for low noise clock generation, LO
generation and LO drive applications. Configurable
bias and output power controls allow current
consumption and output power control. The device
incorporates a power down feature, good input
to output isolation and fast start up time. The
HMC905LP3E can be included into fast switching
“ping-pong” applications.
Electrical Specifications, T_A = +25° C, Vcc = +3.3V, Zo = 50Ω
Parameter
Conditions
Min.
RF Input Characteristics
RF Input Frequency
Single-ended input
400
RF Input Power
Single-ended input
0
Divider Output Characteristics
Output Power (Single-ended Out)
-Typically, 50 ohms load resistors connected to Vcc
- 1 bit programmable (CTRL digital signal) ^[1]
-2
SSB Phase Noise @ 10 kHz Offset
SSB Phase Noise @ 100 kHz Offset
SSB Phase Noise @ 10 MHz Offset
+6 dBm Input Power, 6 GHz input,
Single-Ended Input and Output, Divide-by-4 ^[2]
Start Up Time
EN bit from OFF to ON State (0V to Vcc)
Power Down Time
EN bit from ON to OFF State (Vcc to 0V)
Setting Time at Division Ratio Change
Delay from divide ratio change
to output frequency change
[1] See typical supply currents vs. BIAS0, BIAS1, CTRL bits table
[2] See Residual Phase Noise plot
Typ.
Max.
6000
6
10
3
6
-150
-158
-164
200
20
25
Units
MHz
dBm
dBm
dBc/Hz
dBc/Hz
dBc/Hz
ns
ns
ns
For price, delivery and to place orders: Hittite Microwave Corporation, 20 Alpha Road, Chelmsford, MA 01824
Phone: [phone] Fax: [phone] Order On-line at www.hittite.com
Application Support: Phone: [phone] or [e-mail]