HA13614FH Datasheet, PDF (9/26 Pages) Hitachi Semiconductor – Combo (Spindle & VCM) Driver

Table 5 OFF Time at PWM Drive
OFFTIME1
0
0
1
1
OFFTIME2
0
1
0
1
HA13614FH
OFF Time (s)
1 × (32 / fclk) + (4 / fclk)
2 × (32 / fclk) + (4 / fclk)
3 × (32 / fclk) + (4 / fclk)
4 × (32 / fclk) + (4 / fclk)
Data Input Timing
SEENAB
Vth (= 2.4V Typ)
SCLK
t0
Vth
t1
t2
DATA
t3 t4
Vth D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
CLK
Note: Data input timing (Latch point, Up date point) is
determined by CLK as shown above, and t1
requires two or more clock pulse.
t0: ≥ 20ns
t2: ≥ 40ns
t3: ≥ 40ns
t4: ≥ 40ns
Up date point
Latch point
Figure 3 Input Timing of Serial Port
9