HD74HC597 Datasheet, PDF (1/10 Pages) Hitachi Semiconductor – 8-bit Latch/Shift Register

HD74HC597
8-bit Latch/Shift Register
Description
The HD74HC597 consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both
the storage register and shift register have positive-edge triggered clocks. The shift register also has direct
load (from storage) and clear inputs.
Features
• High Speed Operation: t_pd (SCK to Q_H’) = 14 ns typ (C_L = 50 pF)
• High Output Current: Fanout of 10 LSTTL Loads
• Wide Operating Voltage: V_CC = 2 to 6 V
• Low Input Current: 1 µA max
• Low Quiescent Supply Current: I_CC (static) = 4 µA max (Ta = 25°C)
Function Table
RCK
X
X
SCK
X
X
X
X
SLoad
X
L
L
L
SCLR
X
H
H
L
X
X
H
L
X
H
H
Function
Data loaded to input latches
Data loaded from inputs to shift register
Data transferred from input latches to shift register
Invalid logic, state of shift register indeterminate when signals
removed
Shift register cleared
Shift register clocked Q_n = Q_{n – 1}, Q_A = SER