HD74ALVCH16825 Datasheet, PDF (1/9 Pages) Hitachi Semiconductor – 18-bit Buffers / Drivers with 3-state Outputs

HD74ALVCH16825
18-bit Buffers / Drivers with 3-state Outputs
ADE-205-172A (Z)
2nd. Edition
December 1999
Description
The HD74ALVCH16825 improves the performance and density of 3-state memory address drivers, clock
drivers, and bus-oriented receivers and transmitters. The device can be used as two 9-bit buffers or one 18-
bit buffer. It provides true data. The 3-state control gate is a 2-input AND gate with active low inputs so
that if either output enable (OE1 or OE2) input is high, all nine affected outputs are in the high impedance
state. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
Features
• V_CC = 2.3 V to 3.6 V
• Typical V_OL ground bounce < 0.8 V (@V_CC = 3.3 V, Ta = 25°C)
• Typical V_OH undershoot > 2.0 V (@V_CC = 3.3 V, Ta = 25°C)
• High output current ±24 mA (@V_CC = 3.0 V)
• Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
Function Table
Inputs
OE1
OE2
A
L
L
L
L
L
H
H
X
X
X
H
X
H : High level
L : Low level
X : Immaterial
Z : High impedance
Output Y
L
H
Z
Z