HMS51232J4V Datasheet, PDF (1/7 Pages) Hanbit Electronics Co.,Ltd – SRAM MODULE 2Mbyte (512Kx32Bit), 68-Pin JLCC Packaging,3.3V

HANBit
HMS51232J4V
HAN
BI T
SRAM MODULE 2Mbyte (512Kx32Bit), 68-Pin JLCC Packaging,3.3V
Part No. HMS51232J4V
GENERAL DESCRIPTION
The HMS51232J4V is a static random access memory (SRAM) module containing 524,288 words organized in a
x32-bit configuration. The module consists of four 512K x 8 SRAMs mounted on a 68-pin, single-sided, FR4-
printed circuit board.
Four chip enable inputs, (/CE1, /CE2, /CE3 and /CE4) are used to enable the module’s 4 bytes independently.
Output enable (/OE) and write enable (/WE) can set the memory input and output.
Data is written into the SRAM memory when write enable (/WE) and chip enable (/CE) inputs are both LOW.
Reading is accomplished when /WE remains HIGH and /CE and output enable (/OE) are LOW.
For reliability, this SRAM module is designed as multiple power and ground pin. All module components may be
powered from a single +3.3V DC power supply and all inputs and outputs are fully LVTTL-compatible..
FEATURES
Š Access time : 15, 17, 20 and 25ns
Š High-density 2MByte design
Š High-reliability, low-power design
Š Single +3V ±0.3V power supply
Š Three state output and LVTTL-compatible
Š FR4-PCB design
Š Low profile 68-Pin JLCC
OPTIONS
Š Timing
15ns access
17ns access
20ns access
25ns access
MARKING
-15
-17
-20
-25
PIN ASSIGNMENT
kxX^
kxX_
kxX`
}šš
kxYW
kxYX
kxYY
kxYZ
}ŠŠ
kxY[
kxY\
kxY]
kxY^
}šš
kxY_
kxY`
kxZW
XW <sup>` _ ^ ] \ [ Z Y X ]_ ]^ ]] ]\ ][ ]Z ]Y ]]XW</sup>
XX
\`
XY
\_
XZ
\^
X[
\]
X\
\\
X]
\[
X^
\Z
X_
\Y
X`
\X
YW
\W
YX
[`
YY
[_
YZ
[^
Y[
[]
Y\
[\
Y]
[[
Y^ Y_ Y` ZW ZX ZY ZZ Z[ Z\ Z] Z^ Z_ Z` [W [X [Y [Z
kxX[
kxXZ
kxXY
}šš
kxXX
kxXW
kx`
kx_
}ŠŠ
kx^
kx]
kx\
kx[
}šš
kxZ
kxY
kxX
Š Packages
68-pin JLCC
J
68-Pin JLCC
TOP VIEW
1
HANBit Electronics Co.,Ltd.