|
GS81313LD18 Datasheet, PDF (5/26 Pages) GSI Technology – 144Mb SigmaQuad-IIIe™ Burst of 4 ECCRAM™ | |||
|
◁ |
GS81313LD18/36GK-833/714/625
Symbol
PZT[1:0]
VDD
VDDQ
VREF
VSS
TCK
TMS
TDI
TDO
MCH
MCL
NC
NUI
NUO
Description
ODT Configuration Select â Set the ODT state for various combinations of input groups when MZT[1:0] =
01 or 10. Must be tied High or Low.
PZT[1:0] = 00: enables ODT on write data only.
PZT[1:0] = 01: enables ODT on write data and input clocks.
PZT[1:0] = 10: enables ODT on write data, address, and control.
PZT[1:0] = 11: enables ODT on write data, input clocks, address, and control.
Core Power Supply
I/O Power Supply
Input Reference Voltage â Input buffer reference voltage.
Ground
JTAG Clock â Weakly pulled Low internally.
JTAG Mode Select â Weakly pulled High internally.
JTAG Data Input â Weakly pulled High internally.
JTAG Data Output
Must Connect High â May be tied to VDDQ directly or via a 1kï resistor.
Must Connect Low â May be tied to VSS directly or via a 1kï resistor.
No Connect â There is no internal chip connection to these pins. They may be left unconnected, or tied/
driven High or Low.
Not Used Input â There is an internal chip connection to these input pins, but they are unused by the
device. They are pulled Low internally. They may be left unconnected or tied/driven Low. They should not be
tied/driven High.
Not Used Output â There is an internal chip connection to these output pins, but they are unused by the
device. The drivers are tri-stated internally. They should be left unconnected.
Type
Input
â
â
â
â
Input
Input
Input
Output
Input
Input
â
Input
Output
Rev: 1.13 7/2016
5/26
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2014, GSI Technology
|
▷ |