English
Language : 

GS8182D08BD-167I Datasheet, PDF (19/36 Pages) GSI Technology – 18Mb SigmaQuad-IITM Burst of 4 SRAM
GS8182D08/09/18/36BD-400/375/333/300/250/200/167
Programmable Impedance HSTL Output Driver DC Electrical Characteristics
Parameter
Symbol
Min.
Output High Voltage
VOH1
VDDQ/2 – 0.12
Output Low Voltage
VOL1
VDDQ/2 – 0.12
Output High Voltage
VOH2
VDDQ – 0.2
Output Low Voltage
VOL2
Vss
Notes:
1. IOH = (VDDQ/2) / (RQ/5) +/– 15% @ VOH = VDDQ/2 (for: 175Ω ≤ RQ ≤ 350Ω).
2. IOL = (VDDQ/2) / (RQ/5) +/– 15% @ VOL = VDDQ/2 (for: 175Ω ≤ RQ ≤ 350Ω).
3. Parameter tested with RQ = 250Ω and VDDQ = 1.5 V or 1.8 V
4. 0Ω ≤ RQ ≤ ∞Ω
5. IOH = –1.0 mA
6. IOL = 1.0 mA
Max.
VDDQ/2 + 0.12
VDDQ/2 + 0.12
VDDQ
0.2
Units
V
V
V
V
Notes
1, 3
2, 3
4, 5
4, 6
Operating Currents
-400
-375
-333
-300
-250
-200
-167
Parameter
Symbol
Test Conditions
0 –40 0 –40 0 –40 0 –40 0 –40 0 –40 0 –40
to to to to to to to to to to to to to to
70°C 85°C 70°C 85°C 70°C 85°C 70°C 85°C 70°C 85°C 70°C 85°C 70°C 85°C
Notes
Operating Current
(x36): DDR
IDD
VDD = Max, IOUT = 0 mA 905 915 855 865 645 655 595 605 515 525 435 445 380 390
Cycle Time ≥ tKHKH Min mA mA mA mA mA mA mA mA mA mA mA mA mA mA
2, 3
Operating Current
(x18): DDR
IDD
VDD = Max, IOUT = 0 mA 720 730 680 690 515 525 485 495 420 430 355 365 315 325
Cycle Time ≥ tKHKH Min mA mA mA mA mA mA mA mA mA mA mA mA mA mA
2, 3
Operating Current
(x9): DDR
IDD
VDD = Max, IOUT = 0 mA 720 730 680 690 515 525 485 495 420 430 355 365 315 325
Cycle Time ≥ tKHKH Min mA mA mA mA mA mA mA mA mA mA mA mA mA mA
2, 3
Operating Current
(x8): DDR
IDD
VDD = Max, IOUT = 0 mA 720 730 680 690 515 525 485 495 420 430 355 365 315 325
Cycle Time ≥ tKHKH Min mA mA mA mA mA mA mA mA mA mA mA mA mA mA
2, 3
Standby Current
(NOP): DDR
ISB1
Device deselected,
IOUT = 0 mA, f = Max,
All Inputs ≤ 0.2 V or
200 210 195 205 170 180 165 175 155 165 140 150 135 145
mA mA mA mA mA mA mA mA mA mA mA mA mA mA
2, 4
≥ VDD – 0.2 V
Notes:
1. Power measured with output pins floating.
2. Minimum cycle, IOUT = 0 mA
3. Operating current is calculated with 50% read cycles and 50% write cycles.
4. Standby Current is only after all pending read and write burst operations are completed.
Rev: 1.03d 11/2011
19/36
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2007, GSI Technology