GS8321Z36AGD-250IV Datasheet, PDF (1/32 Pages) GSI Technology – 36Mb Pipelined and Flow Through Synchronous NBT SRAM

GS8321Z18/32/36AD-xxxV
165-Bump BGA
Commercial Temp
Industrial Temp
36Mb Pipelined and Flow Through
Synchronous NBT SRAM
333 MHz–150 MHz
1.8 V or 2.5 V V_DD
1.8 V or 2.5 V I/O
Features
• User-configurable Pipeline and Flow Through mode
• NBT (No Bus Turn Around) functionality allows zero wait
read-write-read bus utilization
• Fully pin-compatible with both pipelined and flow through
NtRAM™, NoBL™ and ZBT™ SRAMs
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 1.8 V or 2.5 V core power supply
• 1.8 V or 2.5 V I/O supply
• LBO pin for Linear or Interleave Burst mode
• Pin-compatible with 2Mb, 4Mb, 8Mb, and 18Mb devices
• Byte write operation (9-bit Bytes)
• 3 chip enable signals for easy depth expansion
• ZZ pin for automatic power-down
• JEDEC-standard 165-bump BGA package
• RoHS-compliant 165-bump BGA package available
Functional Description
The GS8321Z18/32/36AD-xxxV is a 36Mbit Synchronous
Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL
or other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable, ZZ and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8321Z18/32/36AD-xxxV may be configured by the
user to operate in Pipeline or Flow Through mode. Operating
as a pipelined synchronous device, in addition to the rising-
edge-triggered registers that capture input signals, the device
incorporates a rising-edge-triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS8321Z18/32/36AD-xxxV is implemented with GSI's
high performance CMOS technology and is available in
JEDEC-standard 165-bump FP-BGA package.
Parameter Synopsis
-333
-250
-200
-150
Unit
Pipeline
t_KQ
tCycle
3.0
3.0
3.0
3.8
ns
3.0
4.0
5.0
6.7
ns
3-1-1-1
Curr (x18)
365
290
250
215
mA
Curr (x32/x36)
425
345
290
240
mA
Flow
Through
2-1-1-1
t_KQ
tCycle
Curr (x18)
Curr (x32/x36)
5.0
5.0
270
315
5.5
5.5
245
280
6.5
6.5
210
250
7.5
ns
7.5
ns
200
mA
230
mA
Rev: 1.03 8/2013
1/31
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2011, GSI Technology