English
Language : 

GL842 Datasheet, PDF (40/64 Pages) GENESYS LOGIC – USB 2.0 2-in-1 Scanner Controller
GL842 USB 2.0 2-in-1 Scanner Controller
Offset 59h ……..……..…………………..………..….………..….…..…..…..…. Default value = 8’h00
BSMP4
R/W
BSMP3
R/W
BSMP2
R/W
BSMP1
R/W
BSMP0 BSMPW2 BSMPW1 BSMPW0
R/W
R/W
R/W
R/W
7-3 BSMP[4:0] To set the rising edge position of dark voltage sampling for AFE.
2-0 BSMPW[2:0] To set the pulse width of dark voltage sampling.
(1). Color,fine gray or fine line-art: 12 phase/pixel
5 6 7 8 9 10 11 0 1 2 3 4 5 6 7 8 9 10 11 0 1 2 3 4
AFE BSMP
Reg59=52H : BSMP[4:0]=10H BSMPW[2:0]=2H
(2).Fast gray or fast line-art : 6 phase/pixel
0 12 34 5 01 23 4 50 12 34 5 01 23 45
BSMP
Reg59=0BH : BSMP[4:0]=01H BSMPW=3H
Offset 5Ah ……..……..………………..………..….………..….…..…..…..…. Default value = 8’hC0
ADCLKINV RLCSEL CDSREF1 CDSREF0 RLC3
R/W
R/W
R/W
R/W
R/W
RLC2
R/W
RLC1
R/W
RLC0
R/W
7 ADCLKINV
6 RLCSEL
5-4 CDSREF[1:0]
3-0 RLC[3:0]
0 ADC clock reverse.
1 To reverse CCD Clock4.
0 Don’t select.
1 Select reset level clamp on a pixel-by-pixel basis.
To set the front-end CDSREF for line rate scanning type.
To set the front-end RLC for line rate scanning type.
Offset 5Bh ……..……..………………..………..….………..….…..…..…..…. Default value = 8’h00
X
X
X
X
X
X
GMMADDR9 GMMADDR8
X
X
X
X
X
X
R/W
R/W
7-2 RESERVED -
1-0 GMMADDR[9:8] To set the front-end RLC for line rate scanning type.
Offset 5Ch ……..……..………………..………..….………..….…..…..…..…. Default value = 8’h00
GMMADDR7 GMMADDR6 GMMADDR5 GMMADDR4 GMMADDR3 GMMADDR2 GMMADDR1 GMMADDR0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7-0 GMMADDR[7:0] To set the front-end RLC for line rate scanning type.
Genesys Logic Inc.—All rights reserved.
Page 40