 English |
|
|
|
|
|
|
|
| MB85R1001_08 Datasheet, PDF (8/12 Pages) Fujitsu Component Limited. – 1 M Bit (128 K × 8) | |||
| |||
| ◁ |
MB85R1001
â TIMING DIAGRAMS
1. Read Cycle Timing (CE1, CE2 Control)
CE1
CE2
tRC
tCA1
tPC
tCA2
A0 to A16
OE
I/O1 to I/O8
tAS
tAH
Valid
H or L
tES
tRP
tCE1,
tCE2
tLZ
Invalid
tOH
Valid
tOHZ
Invalid
2. Read Cycle Timing (OE Control)
tCA1
CE1
CE2
tCA2
A0 to A16
tAS
tAH
Valid
H or L
tRC
OE
tRP
tPC
I/O1 to I/O8
tOE
tLZ
Invalid
tOH
Valid
tOHZ
Invalid
8
High-Z
High-Z
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese