MB93423 Datasheet, PDF (3/55 Pages) Fujitsu Component Limited. – VLIW Embedded Microprocessor

MB93423
UART
• 16550 subsets
• 2 channels of UART are equipped.
• Prescaler to generate baud rate is built into.
• Modem control signal external pins (RTS#/CTS#) are equipped (to only channel 0) .
Timer
• 8254 subsets
• 3 channels of 16-bit timer are equipped.
• Supports mode 0 (terminal count interrupt) , mode 2 (rate generator) , mode 4 (software trigger strobe) , and
mode 5 (hardware trigger strobe) . No other mode is supported.
• Supports the binary counter. (BCD counter is not supported.)
• One channel of prescaler is mounted on the former steps in the timer block.
GPIO
• 16-bit general-purpose I/O port is equipped with. (Other peripheral functions and I/O pins are shared.)
JTAG
• Supports the IEEE1149.1 JTAG Boundary Scan function.
Video Output
• Progressive or interlaced scan method
• 320 to 1920 pixels horizontal resolution, 240 to 1200 pixels vertical resolution
• Supports 4 : 2 : 2 YCbCr 8 bits (Time-shared; CbYCrY; conforms to BT.656) , 4 : 2 : 2 YCbCr 16 bits (Cb
and Cr output time-shared; Cb precedes Cr) , 4 : 2 : 2 YCbCr 24 bits (Cb and Cr output concurrently; 2 clocks
output) , 4 : 4 : 4 RGB 24 bits for output format
• Supports 4 : 2 : 2 YCbCr 16 bits (Cb and Cr time-shared; Cb precedes Cr) , 4 : 4 : 4 RGB 24 bits (No filler
byte) for input data
• Hardware cursor : 1 piece (32 × 32; 2 colors + transparent color)
Video Input
• Progressive or interlaced scan method
• 320 to 1920 pixels horizontal resolution, 240 to 1200 pixels vertical resolution
• Supports 4 : 2 : 2 YCbCr 8 bits (Time-shared; CbYCrY; conforms to BT.656) , 4 : 2 : 2 YCbCr 16 bits (Cb
and Cr output time-shared; Cb precedes Cr) , 4 : 2 : 2 YCbCr 24 bits (Cb and Cr output concurrently; 2 clocks
output) , 4 : 4 : 4 RGB 24 bits for input format
• Supports 4 : 2 : 2 YCbCr 16 bits (Cb and Cr time-shared; Cb precedes Cr) , 4 : 4 : 4 RGB 24 bits (No filler
byte) for output data
• Hardware cursor : 1 piece (32 × 32; 2 colors + transparent color)
Scaler
• Maximum pixel count in horizontal direction for input image size : 1920 (brightness component)
• Maximum pixel count in vertical direction for input image size : 768
• Maximum pixel count in horizontal direction for output image size : 360 (brightness component)
• Maximum pixel count in vertical direction for output image size : 288
Audio Output
• This is an interface supporting the 3-wire serial (supporting I²S which is MSB-justified) and the PCM highway.
• Maximum : 32 bits/sample (I²S which is MSB-justified)
• Fixed at 8 bits/sample (PCM highway)
• Depends on frequency of supplied clock (Either of the following is supplied from outside : 256/384/512/768 fs.)
(Continued)
3