K51P81M72SF1 Datasheet, PDF (75/77 Pages) Freescale Semiconductor, Inc – K51 Sub-Family

Revision History
1
2
3
4
5
6
7
8
9
10
11
A
PTD7
PTD5
PTD4/
LLWU_P14
NC
NC
NC
PTC8
PTC4/
LLWU_P8
VLL1
VLL2
VLL3
A
B
NC
PTD6/
LLWU_P15
PTD3
NC
NC
NC
PTC7
PTC3/
LLWU_P7
PTC0
PTB16
VCAP2 B
C
NC
NC
PTD2/
LLWU_P13
NC
PTC11/
LLWU_P11
PTC10
PTC6/
LLWU_P10
PTC2
PTB19
PTB11
VCAP1 C
D
NC
NC
PTD1
PTD0/
LLWU_P12
NC
PTC9
PTC5/
PTC1/
LLWU_P9 LLWU_P6
PTB18
PTB10
PTB8
D
E
NC
NC
NC
NC
VDD
VDD
VDD
NC
PTB17
PTB9
NC
E
F USB0_DP USB0_DM
NC
NC
VDDA
VSSA
VSS
NC
NC
NC
NC
F
G VOUT33 VREGIN
VSS
NC
VREFH VREFL
VSS
PTB3
PTB2
ADC0_SE16/
OP0_OUT/
H
ADC0_DP1/ ADC0_DM1/ CMP1_IN2/
OP0_DP0
OP0_DM0
ADC0_SE21/
OP0_DP1/
TRI0_DM
OP1_DP1
NC
CMP2_IN5/
ADC1_SE22
ADC1_SE16/
J
ADC1_DP1/
OP1_DP0/
ADC1_DM1/
OP1_OUT/
CMP2_IN2/
OP1_DM0 ADC0_SE22/
TRI0_DP
NC
OP1_DM1
OP0_DP2/
OP1_DP2
CMP0_IN4/ DAC0_OUT/
PGA0_DP/ PGA0_DM/
CMP2_IN3/ CMP1_IN3/
K ADC0_DP0/ ADC0_DM0/ ^TRI0_OUT/ ADC1_SE23/ADC0_SE23/
ADC1_DP3 ADC1_DM3 ^OP1_DM2 OP0_DP5/ OP0_DP4/
OP1_DP5 OP1_DP4
PTA0
VBAT
NC
PTA2
NC
PTA1
PTA4/
LLWU_P3
NC
PGA1_DP/ PGA1_DM/ ^VREF_OUT/
L ADC1_DP0/ ADC1_DM0/ ^CMP1_IN5/ XTAL32
PADC0_DP3 ADC0_DM3 ^CMP0_IN5/
ADC1_SE18
EXTAL32
VSS
RTC_
NC
WAKEUP_B
1
2
3
4
5
6
7
8
PTA3
NC
NC
NC
9
PTB1
PTB0/
LLWU_P5
G
NC
NC
H
NC
RESET_b J
VSS
PTA19 K
VDD
PTA18 L
10
11
Figure 28. K51 81 MAPBGA Pinout Diagram
9 Revision History
The following table provides a revision history for this document.
Table 52. Revision History
Rev. No.
1
Date
3/2012
Substantial Changes
Initial public release
Table continues on the next page...
K51 Sub-Family Data Sheet, Rev. 2, 4/2012.
Freescale Semiconductor, Inc.
75