K50P81M100SF2V2 Datasheet, PDF(73/77 Page) Freescale Semiconductor, Inc

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

K50P81M100SF2V2 Datasheet, PDF (73/77 Pages) Freescale Semiconductor, Inc – K50 Sub-Family

◁

80 Pin Name

LQFP

OP0_DP1/

OP1_DP1

21 VREF_OUT/

CMP1_IN5/

CMP0_IN5/

ADC1_SE18

22 TRI0_OUT/

OP1_DM2

23 TRI0_DM

24 TRI0_DP

25 TRI1_DM

26 TRI1_DP

27 TRI1_OUT/

CMP2_IN5/

ADC1_SE22

28 DAC0_OUT/

CMP1_IN3/

ADC0_SE23/

OP0_DP4/

OP1_DP4

29 DAC1_OUT/

CMP0_IN4/

CMP2_IN3/

ADC1_SE23/

OP0_DP5/

OP1_DP5

30 XTAL32

31 EXTAL32

32 VBAT

33 PTA0

34 PTA1

35 PTA2

36 PTA3

37 PTA4/

LLWU_P3

38 VDD

39 VSS

40 PTA18

41 PTA19

42 RESET_b

Default

ALT0

VREF_OUT/

CMP1_IN5/

CMP0_IN5/

ADC1_SE18

TRI0_OUT/

OP1_DM2

TRI0_DM

TRI0_DP

TRI1_DM

TRI1_DP

TRI1_OUT/

CMP2_IN5/

ADC1_SE22

DAC0_OUT/

CMP1_IN3/

ADC0_SE23/

OP0_DP4/

OP1_DP4

DAC1_OUT/

CMP0_IN4/

CMP2_IN3/

ADC1_SE23/

OP0_DP5/

OP1_DP5

XTAL32

EXTAL32

VBAT

JTAG_TCLK/

SWD_CLK/

EZP_CLK

JTAG_TDI/

EZP_DI

JTAG_TDO/

TRACE_SWO/

EZP_DO

JTAG_TMS/

SWD_DIO

NMI_b/

EZP_CS_b

VDD

VSS

EXTAL0

XTAL0

RESET_b

VREF_OUT/

CMP1_IN5/

CMP0_IN5/

ADC1_SE18

TRI0_OUT/

OP1_DM2

TRI0_DM

TRI0_DP

TRI1_DM

TRI1_DP

TRI1_OUT/

CMP2_IN5/

ADC1_SE22

DAC0_OUT/

CMP1_IN3/

ADC0_SE23/

OP0_DP4/

OP1_DP4

DAC1_OUT/

CMP0_IN4/

CMP2_IN3/

ADC1_SE23/

OP0_DP5/

OP1_DP5

XTAL32

EXTAL32

VBAT

TSI0_CH1

TSI0_CH2

TSI0_CH3

TSI0_CH4

TSI0_CH5

VDD

VSS

EXTAL0

XTAL0

RESET_b

ALT1

PTA0

PTA1

PTA2

PTA3

PTA4/

LLWU_P3

PTA18

PTA19

ALT2

ALT3

ALT4

UART0_CTS_ FTM0_CH5

UART0_COL_b

UART0_RX FTM0_CH6

UART0_TX FTM0_CH7

UART0_RTS_b FTM0_CH0

FTM0_CH1

FTM0_FLT2

FTM1_FLT0

FTM_CLKIN0

FTM_CLKIN1

Pinout

ALT5

ALT6

ALT7

EzPort

JTAG_TCLK/ EZP_CLK

SWD_CLK

JTAG_TDI EZP_DI

JTAG_TDO/ EZP_DO

TRACE_SWO

JTAG_TMS/

SWD_DIO

NMI_b

EZP_CS_b

LPTMR0_ALT1

K50 Sub-Family Data Sheet, Rev. 1, 6/2012.

Freescale Semiconductor, Inc.

Preliminary

General Business Information

▷