MC68HC908GR8A Datasheet, PDF (65/252 Pages) Freescale Semiconductor, Inc – Microcontrollers

CGM Registers
if the PLL is off. Therefore, PLLON cannot be cleared when BCS is set, and
BCS cannot be set when PLLON is clear. If the PLL is off (PLLON = 0),
selecting CGMVCLK requires two writes to the PLL control register. (See
Base Clock Selector Circuit.)
PRE1 and PRE0 — Prescaler Program Bits
These read/write bits control a prescaler that selects the prescaler power-of-two multiplier, P. (See PLL
Circuits and Programming the PLL.) PRE1 and PRE0 cannot be written when the PLLON bit is set.
Reset clears these bits.
Table 4-2. PRE 1 and PRE0 Programming
PRE1 and PRE0
00
01
10
11
P
Prescaler Multiplier
0
1
1
2
2
4
3
8
VPR1 and 0 — VCO Power-of-Two Range Select Bits
These read/write bits control the VCO’s hardware power-of-two range multiplier E that, in conjunction
with L (See PLL Circuits, Programming the PLL, and PLL VCO Range Select Register.) controls the
hardware center-of-range frequency, f_VRS. VPR1:VPR0 cannot be written when the PLLON bit is set.
Reset clears these bits.
Table 4-3. VPR1 and VPR0 Programming
VPR1 and VPR0
E
00
0
01
1
10
2
11
3⁽¹⁾
1. Do not program E to a value of 3.
VCO Power-of-Two
Range Multiplier
1
2
4
8
4.5.2 PLL Bandwidth Control Register
The PLL bandwidth control register (PBWC):
• Selects automatic or manual (software-controlled) bandwidth control mode
• Indicates when the PLL is locked
• In automatic bandwidth control mode, indicates when the PLL is in acquisition or tracking mode
• In manual operation, forces the PLL into acquisition or tracking mode
Address: $0037
Read:
Write:
Reset:
Bit 7
AUTO
0
6
5
LOCK
ACQ
0
0
= Unimplemented
4
3
2
0
0
0
0
0
0
R = Reserved
1
Bit 0
0
R
0
0
Figure 4-5. PLL Bandwidth Control Register (PBWC)
MC68HC908GR8A • MC68HC908GR4A Data Sheet, Rev. 2
Freescale Semiconductor
65