K40P100M100SF2V2 Datasheet, PDF (40/70 Pages) Freescale Semiconductor, Inc – K40 Sub-Family

Peripheral operating requirements and behaviors
6.6.1.4 16-bit ADC with PGA characteristics with Chop enabled
(ADC_PGA[PGACHPb] =0)
Table 28. 16-bit ADC with PGA characteristics
Symbol Description
I_{DDA_PGA} Supply current
I_{DC_PGA} Input DC current
Conditions
Low power
(ADC_PGA[PGALPb]=0)
Min.
Typ.¹
Max.
Unit
—
420
644
μA
A
Notes
2
3
G
Gain⁴
BW
PSRR
Input signal
bandwidth
Power supply
rejection ratio
Gain =1, V_REFPGA=1.2V,
V_CM=0.5V
Gain =64, V_REFPGA=1.2V,
V_CM=0.1V
• PGAG=0
• PGAG=1
• PGAG=2
• PGAG=3
• PGAG=4
• PGAG=5
• PGAG=6
• 16-bit modes
• < 16-bit modes
Gain=1
CMRR Common mode
rejection ratio
• Gain=1
• Gain=64
V_OFS
T_GSW
dG/dT
Input offset
voltage
Gain switching
settling time
Gain drift over full
temperature range
• Gain=1
• Gain=64
dG/dV_DDA Gain drift over
supply voltage
• Gain=1
• Gain=64
E_IL
Input leakage
error
All modes
—
1.54
—
0.57
0.95
1
1.9
2
3.8
4
7.6
8
15.2
16
30.0
31.6
58.8
63.3
—
—
—
—
—
-84
—
-84
—
-85
—
0.2
—
—
—
6
—
31
—
0.07
—
0.14
I_In × R_AS
Table continues on the next page...
—
—
1.05
2.1
4.2
8.4
16.6
33.2
67.8
4
40
—
—
—
—
10
10
42
0.21
0.31
μA
μA
R_AS < 100Ω
kHz
kHz
dB
V_DDA= 3V
±100mV,
f_VDDA= 50Hz,
60Hz
dB
V_CM=
dB
500mVpp,
f_VCM= 50Hz,
100Hz
mV Output offset =
V_OFS*(Gain+1)
µs
5
ppm/°C
ppm/°C
%/V
%/V
mV
V_DDA from 1.71
to 3.6V
I_In = leakage
current
(refer to the
MCU's voltage
and current
operating
ratings)
K40 Sub-Family Data Sheet, Rev. 1, 6/2012.
40
Preliminary
Freescale Semiconductor, Inc.
General Business Information