MC68LC302AF20CT Datasheet, PDF (4/6 Pages) Freescale Semiconductor, Inc – Low Cost Integrated Multiprotocol Processor

Freescale Semiconductor, Inc.
• The SCP pins are now muxed with PA8, PA9, and PA10. The TXD3, RXD3, and RCLK3 functions asso-
ciated with SCC3 are eliminated.
• The UDS, LDS, and R/W pins are not available except in slave mode, where they replace the IPL2-0 pins.
Instead, the new pins WEH, WEL, and OE have been defined for glueless interfacing to memory.
• PA12 is now muxed with the MODCLK pin, which is associated with the 32 KHz or 4 MHz PLL. The MOD-
CLK pin is sampled after reset, and then becomes PA12.
• New VCCSYN, GNDSYN, and XFC pins have been added in support of the on-chip PLL.
• For purposes of emulation and development support only, a special 132 PGA version is supported. This
version adds back the FC2-0, IAC, FRZ, and AVEC pins. The FC2-0 pins allow bus cycles to be distin-
guished between program and data accesses, interrupt cycles, etc. The IAC, FRZ, and AVEC pins are
provided so that emulation vendors can quickly retrofit their existing MC68302 emulator designs to sup-
port the MC68LC302.
MC68LC302 PRODUCT INFORMATION
For More Information On This Product,
Go to: www.freescale.com