MC68HC908LJ12_1 Datasheet, PDF(4/16 Page) Freescale Semiconductor, Inc

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MC68HC908LJ12_1 Datasheet, PDF (4/16 Pages) Freescale Semiconductor, Inc – Addendum to MC68HC908LJ12 Technical Data

◁

HC908LJ12AD/D

Freescale Semiconductor, Inc.

Table 3. DC Electrical Characteristics (2.7 to 3.3V) (Continued)

Characteristic(1)

Symbol

Min

Typ(2)

Max

Unit

VDD supply current

Run(3), fOP = 4 MHz

with all modules on

with ADC on

with ADC off

Wait(4), fOP = 4 MHz (all modules off)

Stop, fOP = 8 kHz(5)

25Â°C (with OSC, RTC, LCD(6), LVI on)

25Â°C (with OSC, RTC, LCD(6) on)

25Â°C (with OSC, RTC on)

25Â°C (all modules off)

IDD

3.5

280

ÂµA

Digital I/O ports Hi-Z leakage current

All ports, RST

IIL

Â± 10

ÂµA

Input current

IRQ

IIN

Â±1

ÂµA

Capacitance

Ports (as input or output)

POR re-arm voltage(7)

COUT

CIN

VPOR

100

POR rise-time ramp rate(8)

Monitor mode entry voltage (at IRQ pin)

RPOR

0.02

VHI

1.5 Ã VDD

2 Ã VDD

V/ms

Pullup resistors(9)

PTA0âPTA3, PTD4âPTD7 configured as KBI0âKBI7 RPU1

RST, IRQ

RPU2

kâ¦

1. VDD = 2.7 to 3.3 Vdc, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted.

2. Typical values reflect average measurements at midpoint of voltage range, 25 Â°C only.

3. Run (operating) IDD measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than

100 pF on all outputs. CL = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run IDD.

4. Wait IDD measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on

all outputs. CL = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects wait IDD.

5. The 8kHz clock is from a 32kHz clock input at OSC1, for the driving the RTC.

6. LCD driver configured for low current mode.

7. Maximum is highest voltage that POR is guaranteed.

8. If minimum VDD is not reached before the internal POR reset is released, RST must be driven low externally until minimum

VDD is reached.

9. RPU1 and RPU2 are measured at VDD = 3V.

Addendum to MC68HC908LJ12 Technical Data

For More Information On This Product,

Go to: www.freescale.com

▷