|
MCHC908JK3ECPE Datasheet, PDF (36/180 Pages) Freescale Semiconductor, Inc – General Description | |||
|
◁ |
Configuration Registers (CONFIG)
LVID â Low Voltage Inhibit Disable Bit
1 = Low Voltage Inhibit disabled
0 = Low Voltage Inhibit enabled
SSREC â Short Stop Recovery Bit
SSREC enables the CPU to exit stop mode with a delay of
32 Ã 2OSCOUT cycles instead of a 4096 Ã 2OSCOUT cycle delay.
1 = Stop mode recovery after 32 Ã 2OSCOUT cycles
0 = Stop mode recovery after 4096 Ã 2OSCOUT cycles
NOTE
Exiting stop mode by pulling reset will result in the long stop recovery.
If using an external crystal, do not set the SSREC bit.
STOP â STOP Instruction Enable
STOP enables the STOP instruction.
1 = STOP instruction enabled
0 = STOP instruction treated as illegal opcode
COPD â COP Disable Bit
COPD disables the COP module. (See Chapter 13 Computer Operating Properly (COP).)
1 = COP module disabled
0 = COP module enabled
3.4 Configuration Register 2 (CONFIG2)
Address: $001E
Bit 7
6
5
4
3
2
Read:
IRQPUD
R
Write:
R
LVIT1
LVIT0
R
Reset: 0
0
0
Not
Not
affected affected
0
POR: 0
0
0
0
0
0
R
= Reserved
1
Bit 0
R
R
0
0
0
0
Figure 3-2. Configuration Register 2 (CONFIG2)
IRQPUD â IRQ Pin Pull-up control bit
1 = Internal pull-up is disconnected
0 = Internal pull-up is connected between IRQ pin and VDD
LVIT1, LVIT0 â Low Voltage Inhibit trip voltage selection bits
Detail description of the LVI control signals is given in Chapter 14 Low Voltage Inhibit (LVI)
MC68HC908JL3E Family Data Sheet, Rev. 4
36
Freescale Semiconductor
|
▷ |