56F802_07 Datasheet, PDF (18/40 Pages) Freescale Semiconductor, Inc – 16-bit Digital Signal Controllers

10. Power–on reset occurs whenever the internally regulated 2.5V digital supply drops below 1.5V typical. While power is ramping up,
this signal remains active for as long as the internal 2.5V is below 1.5V typical no matter how long the ramp up rate is. The internally
regulated voltage is typically 100 mV less than V_DD during ramp up until 2.5V is reached, at which time it self regulates.
160
120
IDD Digital ^{IDD Analog} IDD Total
80
40
0
10
20
30
40
50
60
70
80
Freq. (MHz)
Figure 3-1 Maximum Run IDD vs. Frequency (see Note 6. in Table 3-4)
3.3 AC Electrical Characteristics
Timing waveforms in Section 3.3 are tested using the V_IL and V_IH levels specified in the DC Characteristics
table. In Figure 3-2 the levels of V_IH and V_IL for an input signal are shown.
V_IH
Low
Input Signal
Midpoint1
Fall Time
V_IL
High
Rise Time
Note: The midpoint is V_IL + (V_IH – V_IL)/2.
Figure 3-2 Input Signal Measurement References
Figure 3-3 shows the definitions of the following signal states:
• Active state, when a bus or signal is driven, and enters a low impedance state
• Tri-stated, when a bus or signal is placed in a high impedance state
90%
50%
10%
56F802 Technical Data, Rev. 9
18
Freescale Semiconductor