|
MC9S12DT256 Datasheet, PDF (120/132 Pages) Freescale Semiconductor, Inc – Microcontroller Unit (MCU) | |||
|
◁ |
MC9S12DT256 Device User Guide â V03.07
SS1
(OUTPUT)
SCK
(CPOL = 0)
(OUTPUT)
SCK
(CPOL = 1)
(OUTPUT)
MISO
(INPUT)
1
2
4
4
5
6
MSB IN2
9
MOSI
(OUTPUT)
PORT DATA
MASTER MSB OUT2
1.If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.
12
12
BIT 6 . . . 1
11
BIT 6 . . . 1
13
3
13
LSB IN
MASTER LSB OUT
PORT DATA
Figure A-7 SPI Master Timing (CPHA=1)
In Table A-19 the timing characteristics for master mode are listed.
Table A-19 SPI Master Mode Timing Characteristics
Num
Characteristic
1 SCK Frequency
1 SCK Period
2 Enable Lead Time
3 Enable Lag Time
4 Clock (SCK) High or Low Time
5 Data Setup Time (Inputs)
6 Data Hold Time (Inputs)
9 Data Valid after SCK Edge
10 Data Valid after SS fall (CPHA=0)
11 Data Hold Time (Outputs)
12 Rise and Fall Time Inputs
13 Rise and Fall Time Outputs
Symbol
fsck
tsck
tlead
tlag
twsck
tsu
thi
tvsck
tvss
tho
tr
trfo
Min
1/2048
2
â
â
â
8
8
â
â
20
â
â
Typ
â
â
1/2
1/2
1/2
â
â
â
â
â
â
â
Max
1/2
2048
â
â
â
â
â
30
15
â
8
8
Unit
fbus
tbus
tsck
tsck
tsck
ns
ns
ns
ns
ns
ns
ns
120
|
▷ |