|
MCF51MM256 Datasheet, PDF (1/52 Pages) Freescale Semiconductor, Inc – low-cost, low-power, high-performance ColdFire® V1 family of 32-bit microcontrollers (MCUs) designed for handheld metering devices. | |||
|
Freescale Semiconductor
Data Sheet: Advanced Information
Document Number: MCF51MM256
Rev. 3, 04/2010
An Energy-Efficient Solution from Freescale
MCF51MM256/128
MCF51MM256/128
The MCF51MM256 series devices are members of the
low-cost, low-power, high-performance ColdFire® V1 family of
32-bit microcontrollers (MCUs) designed for handheld
metering devices.
Not all features are available in all devices or packages; see
Table 2 for a comparison of features by device.
32-Bit ColdFire V1 Central Processor Unit (CPU)
⢠Up to 50.33-MHz ColdFire CPU above 2.4 V and 40 MHz CPU above
2.1 V and 20 MHz CPU above 1.8 V across temperature range of -40°C to
105°C.
⢠ColdFire Instruction Set Revision C (ISA_C).
⢠32-bit multiply and accumulate (MAC) supports signed or unsigned integer
or signed fractional inputs.
On-Chip Memory
⢠256 K Flash comprised of two independent 128 K flash arrays;
read/program/erase over full operating voltage and temperature; allows
interrupt processing while programming.
⢠32 Kbytes System Random-access memory (RAM).
⢠Security circuitry to prevent unauthorized access to RAM and Flash
contents.
Power-Saving Modes
⢠Two ultra-low power stop modes. Peripheral clock enable register can
disable clocks to unused modules to reduce currents.
⢠Time of Day (TOD) â Ultra low-power 1/4 sec counter with up to 64s
timeout.
⢠Ultra-low power external oscillator that can be used in stop modes to
provide accurate clock source to the TOD. 6 usec typical wake up time
from stop3 mode.
Clock Source Options
⢠Oscillator (XOSC1) â Loop-control Pierce oscillator; 32.768 kHz crystal or
ceramic resonator dedicated for TOD operation.
⢠Oscillator (XOSC2) for high frequency crystal input for MCG reference to
be used for system clock and USB operations.
⢠Multipurpose Clock Generator (MCG) â PLL and FLL; precision trimming
of internal reference allows 0.2% resolution and 2% deviation over
temperature and voltage; supports CPU frequencies from 4 kHz to
50 MHz.
System Protection
⢠Watchdog computer operating properly (COP) reset with option to run from
dedicated 1 kHz internal clock source or bus clock.
⢠Low-voltage detection with reset or interrupt; selectable trip points;
separate low voltage warning with optional interrupt; selectable trip points.
⢠Illegal opcode and illegal address detection with reset.
⢠Flash block protection for each array to prevent accidental write/erasure.
⢠Hardware CRC to support fast cyclic redundancy checks.
Development Support
⢠Integrated ColdFire DEBUG_Rev_B+ interface with single wire BDM
connection supports same electrical interface used by the S08 family
debug modules.
⢠Real-time debug with 6 hardware breakpoints (4 PC, 1 address and 1
data).
⢠On-chip trace buffer provides programmable start/stop recording
conditions.
Peripherals
⢠USB â Dual-role USB On-The-Go (OTG) device, supports USB in either
device, host or OTG configuration. On-chip transceiver and 3.3V regulator
80-LQFP
81-BGA
100-LQFP
104-BGA
12mm x 12mm 10mm x 10mm 14mm x 14mm 10mm x 10mm
help save system cost, fully compliant with USB Specification 2.0. Allows
control, bulk, interrupt and isochronous transfers.
⢠SCIx â Two serial communications interfaces with optional 13-bit break;
option to connect Rx input to PRACMP output on SCI1 and SCI2; High
current drive on Tx on SCI1 and SCI2; wake-up from stop3 on Rx edge.
⢠SPI1 â Serial peripheral interface with 64-bit FIFO buffer; 16-bit or 8-bit
data transfers; full-duplex or single-wire bidirectional; double-buffered
transmit and receive; master or slave mode; MSB-first or LSB-first shifting.
⢠SPI2 â Serial peripheral interface with full-duplex or single-wire
bidirectional; Double-buffered transmit and receive; Master or Slave
mode; MSB-first or LSB-first shifting.
⢠IIC â Up to 100 kbps with maximum bus loading; Multi-master operation;
Programmable slave address; Interrupt driven byte-by-byte data transfer;
supports broadcast mode and 11-bit addressing.
⢠CMT â Carrier Modulator timer for remote control communications.
Carrier generator, modulator and driver for dedicated infrared out (IRO).
Can be used as an output compare timer.
⢠TPMx â Two 4-channel Timer/PWM Module; Selectable input capture,
output compare, or buffered edge- or center-aligned PWM on each
channel; external clock input/pulse accumulator.
⢠Mini-FlexBus â Multi-function external bus interface with user
programmable chip selects and the option to multiplex address and data
lines.
⢠PRACMP â Analog comparator with selectable interrupt; compare option
to programmable internal reference voltage; operation in stop3.
Measurement Engine
⢠ADC16 â 16-bit successive approximation ADC with up to 4 dedicated
differential channels and 8 single-ended channels; range compare
function; 1.7 mV/°C temperature sensor; internal bandgap reference
channel; operation in stop3; fully functional from 3.6 V to 1.8 V,
Configurable hardware trigger for 8 Channel select and result registers.
⢠PDB â Programmable delay block with 16-bit counter and modulus and
prescale to set reference clock to bus divided by 1 to bus divided by 2048;
8 trigger outputs for ADC module provides periodic coordination of ADC
sampling sequence with sequence completion interrupt; Back-to-Back
mode and Timed mode.
⢠DAC â 12-bit resolution; 16-word data buffers with configurable
watermark.
⢠OPAMPx â 2 flexible operational amplifiers configurable for general
operations; Low offset and temperature drift.
⢠TRIAMPx â 2 trans-impedance amplifiers dedicated for converting
current inputs into voltages.
Input/Output
⢠Up to 68 GPIOs and 1 output-only pin.
⢠Voltage Reference output (VREFO).
⢠Dedicated infrared output pinwith high current
sink capability.
⢠Up to 16 KBI pins with selectable polarity.
⢠Up to 16 pins of rapid general purpose I/O.
This document contains information on a product under development. Freescale reserves the
right to change or discontinue this product without notice.
© Freescale Semiconductor, Inc., 2009-2010. All rights reserved.
Non-Disclosure Agreement Required
Preliminary â Subject to Change
|
▷ |