MC100ES6139 Datasheet, PDF (1/12 Pages) Freescale Semiconductor, Inc – 3.3V ECL/PECL/HSTL/LVDS 2/4, 4/6 Clock Generation Chip

Freescale Semiconductor
Technical Data
3.3 V ECL/PECL/HSTL/LVDS ÷2/4,
÷4/5/6 Clock Generation Chip
The MC100ES6139 is a low skew ÷2/4, ÷4/5/6 clock generation chip designed
explicitly for low skew clock generation applications. The internal dividers are
synchronous to each other, therefore, the common output edges are all precisely
aligned. The device can be driven by either a differential or single-ended ECL or,
if positive power supplies are used, LVPECL input signals. In addition, by using
the V_BB output, a sinusoidal source can be AC coupled into the device. If a single-
ended input is to be used, the V_BB output should be connected to the CLK input
and bypassed to ground via a 0.01 µF capacitor.
The common enable (EN) is synchronous so that the internal dividers will only
be enabled/disabled when the internal clock is already in the LOW state. This
avoids any chance of generating a runt clock pulse on the internal clock when the
device is enabled/disabled as can happen with an asynchronous control. The
internal enable flip-flop is clocked on the falling edge of the input clock, therefore,
all associated specification limits are referenced to the negative edge of the clock
input.
Upon startup, the internal flip-flops will attain a random state; therefore, for
systems which utilize multiple ES6139s, the master reset (MR) input must be
asserted to ensure synchronization. For systems which only use one ES6139,
the MR pin need not be exercised as the internal divider design ensures
synchronization between the ÷2/4 and the ÷4/5/6 outputs of a single device. All
V_CC and V_EE pins must be externally connected to power supply to guarantee
proper operation.
The 100ES Series contains temperature compensation.
Features
• Maximum Frequency >1.0 GHz Typical
• 50 ps Output-to-Output Skew
• PECL Mode Operating Range: V_CC = 3.135 V to 3.8 V with V_EE = 0 V
• ECL Mode Operating Range: V_CC = 0 V with V_EE = –3.135 V to –3.8 V
• Open Input Default State
• Synchronous Enable/Disable
• Master Reset for Synchronization of Multiple Chips
• V_BB Output
• LVDS and HSTL Input Compatible
• 20-Lead Pb-Free Package Available
MC100ES6139
Rev 3, 06/2005
MC100ES6139
DT SUFFIX
20-LEAD TSSOP PACKAGE
CASE 948E-03
EJ SUFFIX
20-LEAD TSSOP PACKAGE
Pb-FREE PACKAGE
CASE 948E-03
ORDERING INFORMATION
Device
Package
MC100ES6139DT
TSSOP-20
MC100ES6139DTR2
TSSOP-20
MC100ES6139EJ
TSSOP-20 (Pb-Free)
MC100ES6139EJR2 TSSOP-20 (Pb-Free)
© Freescale Semiconductor, Inc., 2005. All rights reserved.