English
Language : 

DSP56004 Datasheet, PDF (1/82 Pages) Freescale Semiconductor, Inc – SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
MOTOROLA Freescale Semiconductor, Inc. Order this document by:
SEMICONDUCTOR TECHNICAL DATA
DSP56004/D, Rev. 3
SYMPHONY™ AUDIO DSP FAMILY
24-BIT DIGITAL SIGNAL PROCESSORS
DSP56004
DSP56004ROM
Motorola designed the Symphony™ family of high-performance, programmable Digital Signal
Processors (DSPs) to support a variety of digital audio applications, including Dolby ProLogic,
ATRAC, and Lucasfilm Home THX processing. Software for these applications is licensed by
Motorola for integration into products like audio/video receivers, televisions, and automotive
sound systems with such user-developed features as digital equalization and sound field
processing. The DSP56004 is an MPU-style general purpose DSP, composed of an efficient 24-bit
Digital Signal Processor core, program and data memories, various peripherals optimized for
audio, and support circuitry. As illustrated in Figure 1, the DSP56000 core family compatible
DSP is fed by program memory, two independent data RAMs and two data ROMs, a Serial
Audio Interface (SAI), Serial Host Interface (SHI), External Memory Interface (EMI), dedicated
I/O lines, on-chip Phase Lock Loop (PLL), and On-Chip Emulation (OnCE™) port.
4
9
5
29
16-Bit Bus
24-Bit Bus
General
Purpose
Input/
Output
Serial
Audio
Interface
(SAI)
Serial
Host
Interface
(SHI)
External
Memory
Interface
(EMI)
Program
Memory*
X Data
Memory*
Y Data
Memory*
24-Bit
DSP56000
Core
Internal
Data
Bus
Switch
Address
Generation
Unit
GDB
PDB
XDB
YDB
PAB
XAB
YAB
OnCETM Port
Clock
PLL Gen.
3
Interrupt
Control
Program
Decode
Controller
Program
Address
Generator
Program Control Unit
Data ALU
24 × 24 + 56 → 56-bit MAC
Two 56-Bit Accumulators
4
4
IRQA, IRQB, NMI, RESET
*Refer to Table 1 for memory configurations.
AA0248
Figure 1 DSP56004 Block Diagram
©1996, 1997 MOTOROLA, INC.
For More Information On This Product,
Go to: www.freescale.com