English
Language : 

FTLX1672D3BTL Datasheet, PDF (2/12 Pages) Finisar Corporation. – 10Gb/s, 40km Single Mode, Multi-Rate SFP+ Transceiver
FTLX1672D3BTL 40km 1.2-11.3G SFP+ Product Specification
I. Pin Descriptions
Pin
Symbol
Name/Description
Ref.
1
VEET
Transmitter Ground
1
2
TFAULT
Transmitter Fault
2
3
TDIS
Transmitter Disable. Laser output disabled on high or open.
3
4
SDA
2-wire Serial Interface Data Line
2
5
SCL
2-wire Serial Interface Clock Line
2
6 MOD_ABS Module Absent. Grounded within the module
2
7
RS0
Rate Select 0.
4
8
RX_LOS Loss of Signal indication. Logic 0 indicates normal operation.
5
9
RS1
Rate Select 1.
4
10
VEER
Receiver Ground
1
11
VEER
Receiver Ground
1
12
RD-
Receiver Inverted DATA out. AC Coupled.
13
RD+
Receiver Non-inverted DATA out. AC Coupled.
14
VEER
Receiver Ground
1
15
VCCR
Receiver Power Supply
6
16
VCCT
Transmitter Power Supply
6
17
VEET
Transmitter Ground
1
18
TD+
Transmitter Non-Inverted DATA in. AC Coupled.
19
TD-
Transmitter Inverted DATA in. AC Coupled.
20
VEET
Transmitter Ground
1
Notes:
1. Circuit ground is internally isolated from chassis ground.
2. T is an open collector/drain output, which should be pulled up with a 4.7k – 10k Ohms resistor on
FAULT
the host board if intended for use. Pull up voltage should be between 2.0V to Vcc + 0.3V. A high
output indicates a transmitter fault caused by either the TX bias current or the TX output power
exceeding the preset alarm thresholds. A low output indicates normal operation. In the low state, the
output is pulled to <0.8V.
3. Laser output disabled on TDIS >2.0V or open, enabled on TDIS <0.8V.
4. Internally pulled down per SFF-8431 Rev 4.1.
5. LOS is open collector output. Should be pulled up with 4.7k – 10k on host board to a voltage
between 2.0V and 3.6V. Logic 0 indicates normal operation; logic 1 indicates loss of signal.
6. Internally connected
Towards
Bezel
VeeT
1
VeeT
TD-
2
TX_Fault
TD+
3
TX_Disable
VeeT
4
SDA
VccT
5
SCL
VccR
6
MOD_ABS
VeeR
7
RS0
RD+
8
RX_LOS
RD-
9
RS1
VeeR
10
VeeR
20
19
18
17
16
15
Towards
ASIC
14
13
12
11
Figure 1. Diagram of Host Board Connector Block Pin Numbers and Names.
 Finisar Corporation - June 2016
Rev. B3
Page 2