FQD45N03L Datasheet, PDF (7/11 Pages) Fairchild Semiconductor – N-Channel Logic Level PWM Optimized Power MOSFET

Thermal Resistance vs. Mounting Pad Area
The maximum rated junction temperature, T_JM, and the
125
thermal resistance of the heat dissipating path determines
the maximum allowable device power dissipation, P_DM, in an
application.
Therefore the application’s ambient
temperature, T_A (^oC), and thermal resistance R_θJA (^oC/W)
100
must be reviewed to ensure that T_JM is never exceeded.
Equation 1 mathematically represents the relationship and
serves as the basis for establishing the rating of the part.
75
PDM
=
-⁽--^T----^J---^M------–-----^T---^A-----⁾
Z_θJA
(EQ. 1)
50
R_θJA = 33.32 + 23.84/(0.268+Area)
In using surface mount devices such as the TO-252
package, the environment in which it is applied will have a
significant influence on the part’s current and maximum
power dissipation ratings. Precise determination of P_DM is
complex and influenced by many factors:
1. Mounting pad area onto which the device is attached and
whether there is copper on one side or both sides of the
board.
2. The number of copper layers and the thickness of the
board.
3. The use of external heat sinks.
4. The use of thermal vias.
5. Air flow and board orientation.
6. For non steady state applications, the pulse width, the
duty cycle and the transient thermal response of the part,
the board and the environment they are in.
Fairchild provides thermal information to assist the
designer’s preliminary application evaluation. Figure 21
defines the R_θJA for the device as a function of the top
copper (component side) area. This is for a horizontally
positioned FR-4 board with 1oz copper after 1000 seconds
of steady state power with no air flow. This graph provides
the necessary information for calculation of the steady state
junction temperature or power dissipation. Pulse
applications can be evaluated using the Fairchild device
Spice thermal model or manually utilizing the normalized
maximum transient thermal impedance curve.
Displayed on the curve are R_θJA values listed in the
Electrical Specifications table. The points were chosen to
depict the compromise between the copper board area, the
thermal resistance and ultimately the power dissipation,
P_DM.
Thermal resistances corresponding to other copper areas
can be obtained from Figure 21 or by calculation using
Equation 2. R_θJA is defined as the natural log of the area
times a coefficient added to a constant. The area, in square
inches is the top copper area including the gate and source
pads.
R_θJA
=
33.32 +
------------2---3---.--8---4-------------
(0.268 + Area)
(EQ. 2)
25
0.01
0.1
1
10
AREA, TOP COPPER AREA (in²)
Figure 21. Thermal Resistance vs Mounting
Pad Area
©2004 Fairchild Semiconductor Corporation
FQD45N03L Rev. B1