FOD050L Datasheet, PDF(4/13 Page) Fairchild Semiconductor

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

FOD050L Datasheet, PDF (4/13 Pages) Fairchild Semiconductor – HIGH SPEED TRANSISTOR OPTOCOUPLERS

◁

SINGLE-CHANNEL: FOD050L

DUAL-CHANNEL: FOD053L

LVTTL/LVCMOS 3.3V

HIGH SPEED TRANSISTOR

OPTOCOUPLERS

FOD250L

SWITCHING CHARACTERISTICS (TA = 0 to 70Â°C unless otherwise speciï¬ed., VCC = 3.3 V)

Parameter

Test Conditions

Symbol Device Min Typ** Max Unit

Propagation delay

time to logic low

Propagation delay

time to logic high

Common mode

transient

immunity at

logic high

Common mode

transient

immunity at

logic low

25Â°C

(RL = 1.9 kâ¦, IF = 16 mA) (Note 2) (Fig. 10)

TPHL

25Â°C

(RL = 1.9 kâ¦, IF = 16 mA) (Note 2) (Fig. 10)

TPLH

(IF = 0 mA, VCM = 1,000 VP-P, RL = 4.1 kâ¦)

(Note 3, 4) (Fig. 11) TA = 25Â°C

(IF = 0 mA, VCM = 1,000 VP-P)

TA = 25Â°C, (RL = 1.9 kâ¦)

(Note 2, 4) (Fig. 11)

(IF = 16 mA, VCM = 1,000 VP-P, RL = 4.1 kâ¦)

(Note 3, 4) (Fig. 11) TA = 25Â°C

(IF = 16 mA, VCM = 1,000 VP-P) (RL = 1.9 kâ¦)

(Note 2, 4) (Fig. 11)

|CMH|

|CML|

â 1.0

All

Âµs

â 2.0

â 1.0

All

Âµs

â 2.0

All

5,000 50,000 â V/Âµs

All

5,000 50,000 â V/Âµs

All

5,000 35,000 â V/Âµs

All

5,000 35,000 â V/Âµs

** All Typicals at TA = 25Â°C

ISOLATION CHARACTERISTICS (TA = 0 to 70Â°C Unless otherwise speciï¬ed)

Characteristics

Test Conditions

Symbol Device Min Typ** Max Unit

Input-output

insulation leakage

current

Withstand insulation

test voltage

Resistance

(input to output)

Capacitance

(input to output)

(Relative humidity = 45%)

(TA = 25Â°C, t = 5 s)

(VI-O = 3000 VDC)

II-O

(Note 5)

(f = 60 Hz, TA = 25Â°C)

(Note 5) ( t = 1 min.)

VISO

(Note 5) (VI-O = 500 VDC) RI-O

(Note 5) (f = 1 MHz) CI-O

All

FOD050L

FOD053L

FOD250L

All

2500

5000

1011

All

1012

0.2

1.0

ÂµA

VRMS

â¦

Notes

1. Current Transfer Ratio is deï¬ned as a ratio of output collector current, IO, to the forward LED input current, IF, times 100%.

2. The 1.9 kâ¦ load represents 1 TTL unit load of 1.6 mA and 5.6 kâ¦ pull-up resistor.

3. The 4.1 kâ¦ load represents 1 LSTTL unit load of 0.36 mA and 6.1kâ¦ pull-up resistor.

4. Common mode transient immunity in logic high level is the maximum tolerable (positive) dVcm/dt on the leading edge of the

common mode pulse signal VCM, to assure that the output will remain in a logic high state (i.e., VO>2.0 V). Common mode

transient immunity in logic low level is the maximum tolerable (negative) dVcm/dt on the trailing edge of the common mode

pulse signal, VCM, to assure that the output will remain in a logic low state (i.e., VO<0.8 V).

5. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted

together.

Page 4 of 13

6/14/04

▷