74ABT245 Datasheet, PDF (4/11 Pages) NXP Semiconductors – Octal transceiver with direction pin 3-State

DC Electrical Characteristics
(SOIC package)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V_CC
C_L 50 pF, R_L 500:
V_OLP
Quiet Output Maximum Dynamic V_OL
0.7
1.0
V
5.0 T_A 25qC (Note 4)
V_OLV
Quiet Output Minimum Dynamic V_OL
1.3
1.0
V
5.0 T_A 25qC (Note 4)
V_OHV
Minimum HIGH Level Dynamic Output Voltage 2.7
3.1
V
5.0 T_A 25qC (Note 6)
V_IHD
Minimum HIGH Level Dynamic Input Voltage
2.0
1.7
V
5.0 T_A 25qC (Note 5)
V_ILD
Maximum LOW Level Dynamic Input Voltage
0.9
0.6
V
5.0 T_A 25qC (Note 5)
Note 4: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.
Note 5: Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_ILD), 0V to threshold (V_IHD).
Guaranteed, but not tested.
Note 6: Max number of outputs defined as (n). n  1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.
AC Electrical Characteristics
(SOIC and SSOP package)
Symbol
Parameter
t_PLH
Propagation Delay
t_PHL
Data to Outputs
t_PZH
Output Enable
t_PZL
Time
t_PHZ
Output Disable
t_PLZ
Time
T_A 25qC
V_CC 5V
C_L 50 pF
Min
Typ
Max
1.0
2.1
3.6
1.0
2.4
3.6
1.5
3.2
6.0
1.5
3.7
6.0
1.0
3.6
6.1
1.0
3.3
5.6
T_A 55qC to 125qC
V_CC 4.5V–5.5V
C_L 50 pF
Min
Max
1.0
4.8
1.0
4.8
1.0
6.7
2.0
7.5
1.7
7.4
1.7
6.5
T_A 40qC to 85qC
V_CC 4.5V–5.5V
C_L 50 pF
Min
Max
1.0
3.6
1.0
3.6
1.5
6.0
1.5
6.0
1.0
6.1
1.0
5.6
Units
ns
ns
ns
Extended AC Electrical Characteristics
(SOIC package)
40qC to 85qC
T_A 40qC to 85qC
T_A 40qC to 85qC
V_CC 4.5V–5.5V
V_CC 4.5V–5.5V
V_CC 4.5V–5.5V
Symbol
Parameter
C_L 50 pF
8 Outputs Switching
C_L 250 pF
1 Output Switching
C_L 250 pF
8 Outputs Switching
Units
(Note 7)
(Note 8)
(Note 9)
Min
Typ
Max
Min
Max
Min
Max
f_TOGGLE Max Toggle Frequency
100
t_PLH
Propagation Delay
1.5
5.0
1.5
6.0
2.5
8.5
t_PHL
Data to Outputs
1.5
5.0
1.5
6.0
2.5
8.5
t_PZH
Output Enable Time
1.5
6.5
2.5
7.5
2.5
9.5
t_PZL
1.5
6.5
2.5
7.5
2.5
11.0
t_PHZ
Output Disable Time
1.0
t_PLZ
1.0
6.5
(Note 10)
5.6
(Note 10)
Note 7: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
MHz
ns
ns
ns
Note 8: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capac-
itors in the standard AC load. This specification pertains to single output switching only.
Note 9: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.
Note 10: The 3-STATE delays are dominated by the RC network (500:, 250 pF) on the output and have been excluded from the datasheet.
www.fairchildsemi.com
4