SI4532DY Datasheet, PDF (3/4 Pages) Fairchild Semiconductor – Dual N- and P-Channel Enhancement Mode Field Effect Transistor

(OHFWULFDO &KDUDFWHULVWLFV FRQWLQXHG
6\PERO
3DUDPHWHU
7HVW &RQGLWLRQV 7\SH 0LQ 7\S 0D[ 8QLWV
6ZLWFKLQJ &KDUDFWHULVWLFV I‚‡rÃ!
‡_q‚
Uˆ…PÃ9ryh’ÃUv€r
‡_Â
Uˆ…PÃSv†rÃUv€r
W₉₉Ã2Ã ÃWÃD₉Ã2Ã Ã6
Ω ^WBT^{Ã2Ã ÃWÃS}B@I^{Ã2Ã%Ã}
‡_q‚ss
‡_s
‡_…Â
R_t
R_t†
R_tq
Uˆ…PssÃ9ryh’ÃUv€r
Uˆ…PssÃAhyyÃUv€r
W₉₉Ã2Ã ÃWÃD₉Ã2Ã!$Ã6
Ω ^WBT^{Ã2Ã ÃWÃS}B@I^{Ã2Ã%Ã}
µ ^{9…hvT‚ˆ…prÃSr‰r…†rÃSrp‚‰r…’ÃUv€r D}AÃ^{2à &Ã6Ãqvq‡Ã2à 6 †}
µ ^DAÃ^{2à &Ã6Ãqvq‡Ã2à 6 †}
U‚‡hyÃBh‡rÃ8uh…tr
W_9TÃ2Ã ÃWÃD₉Ã2Ã"(Ã6
W_BTÃ2Ã ÃW
Bh‡rT‚ˆ…prÃ8uh…tr
Bh‡r9…hvÃ8uh…tr
W_9TÃ2Ã ÃWÃD₉Ã2Ã!$Ã6
W_BTÃ2Ã ÃW
I8u
Q8u
I8u
Q8u
I8u
Q8u
I8u
Q8u
I8u
Q8u
I8u
Q8u
I8u
Q8u
I8u
Q8u
&
"
(
'
'
!(
'
%
$
!&
'
!(
'
'
%
!
'
'
"&
$
$
$
(
&
(
'
'UDLQ6RXUFH 'LRGH &KDUDFWHULVWLFV DQG 0D[LPXP 5DWLQJV
D_T
Hh‘v€ˆ€Ã8‚‡vˆ‚ˆ†Ã9…hvT‚ˆ…prÃ9v‚qrÃA‚…h…qÃ8ˆ……r‡
W_T9
9…hvT‚ˆ…prÃ9v‚qrÃA‚…h…q
W‚y‡htr
W_BTÃ2ÃÃWÃD_TÃ2Ã &Ã6
I‚‡rÃ!
W_BTÃ2ÃÃWÃD_TÃ2Ã &Ã6
I‚‡rÃ!
I8u
Q8u
I8u
Q8u
&$
&
 &
!
&$
 !
Notes:
1. R_θJA is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. R_θJC is guaranteed by design while R_θCA is determined by the user's board design.
†
†
†
†
T
8
8
8
6
6
W
W
a) 78° C/W when
mounted on a 0.05 in²
pad of 2 oz. copper.
b) 125° C/W when
mounted on a 0.02 in²
pad of 2 oz. copper.
c) 135° C/W when
mounted on a minimum
mounting pad.
Scale 1 : 1 on letter size paper
2. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2.0%
Si4532DY, Rev. C