 English |
|
|
|
|
|
|
|
| FNF50560TD1 Datasheet, PDF (3/15 Pages) Fairchild Semiconductor – Motion SPMR 55 Series | |||
| |||
| ◁ |
Pin Descriptions
Pin Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Pin Name
P
U, VS(U)
V, VS(V)
W, VS(W)
NU
NV
NW
IN(UL)
IN(UH)
IN(VL)
IN(VH)
IN(WL)
IN(WH)
VDD
COM
CSC
VF
VB(W)
VB(V)
VB(U)
Pin Description
Positive DC-Link Input
Output for U Phase
Output for V Phase
Output for W Phase
Negative DC-Link Input for U Phase
Negative DC-Link Input for V Phase
Negative DC-Link Input for W Phase
Signal Input for Low-Side U Phase
Signal Input for High- ide U Phase
Signal Input for Low-Side V Phase
Signal Input for High-Side V Phase
Signal Input for Low-Side W Phase
Signal Input for High-Side W Phase
Common Bias Voltage for IC and IGBTs Driving
Common Supply Ground
Capacitor (Low-Pass Filter) for Short-circuit Current Detection Input
Fault Output, Shut-Down Input, Temperature Output of Drive IC
High-Side Bias Voltage for W-Phase IGBT Driving
High-Side Bias Voltage for V-Phase IGBT Driving
High-Side Bias Voltage for U-Phase IGBT Driving
©2015 Fairchild Semiconductor Corporation
3
FNF50560TD1 Rev. 1.0
www.fairchildsemi.com
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese