English
Language : 

FDS3170N7 Datasheet, PDF (2/6 Pages) Fairchild Semiconductor – 100V N-Channel PowerTrench MOSFET
Electrical Characteristics
Symbol
Parameter
TA = 25°C unless otherwise noted
Test Conditions
Min Typ Max Units
Drain-Source Avalanche Ratings (Note 2)
WDSS
Drain-Source Avalanche Energy Single Pulse, VDD = 50 V, ID= 6.7 A
IAR
Drain-Source Avalanche Current
360 mJ
6.7
A
Off Characteristics
BVDSS
Drain–Source Breakdown
Voltage
∆BVDSS
∆TJ
Breakdown Voltage Temperature
Coefficient
IDSS
Zero Gate Voltage Drain Current
IGSS
Gate–Body Leakage
VGS = 0 V,
ID = 250 µA
ID = 250 µA, Referenced to 25°C
VDS = 80 V, VGS = 0 V
VGS = ± 20 V, VDS = 0 V
100
V
104
mV/°C
1
µA
±100 nA
On Characteristics (Note 2)
VGS(th)
Gate Threshold Voltage
∆VGS(th)
∆TJ
RDS(on)
Gate Threshold Voltage
Temperature Coefficient
Static Drain–Source
On–Resistance
gFS
Forward Transconductance
VDS = VGS,
ID = 250 µA
ID = 250 µA, Referenced to 25°C
2
2.5
4
V
–6.9
mV/°C
VGS = 10 V,
VGS = 6.0V,
VGS = 10 V,
VDS = 10 V,
ID = 6.7 A
ID = 6.4 A
ID = 6.7 A,TJ = 125°C
ID = 6.7 A
21
26
mΩ
22
28
40
52
37
S
Dynamic Characteristics
Ciss
Input Capacitance
Coss
Output Capacitance
Crss
Reverse Transfer Capacitance
RG
Gate Resistance
VDS = 50 V,
f = 1.0 MHz
V GS = 0 V,
VGS = 15 mV, f = 1.0 MHz
2714
pF
171
pF
82
pF
1.1
Ω
Switching Characteristics (Note 2)
td(on)
Turn–On Delay Time
tr
Turn–On Rise Time
td(off)
Turn–Off Delay Time
tf
Turn–Off Fall Time
Qg
Total Gate Charge
Qgs
Gate–Source Charge
Qgd
Gate–Drain Charge
VDD = 50 V,
VGS = 10 V,
ID = 1 A,
RGEN = 6 Ω
VDS = 50 V,
VGS = 10 V
ID = 6.7 A,
14
26
ns
10
18
ns
49
80
ns
24
40
ns
55
77
nC
12
nC
14
nC
Drain–Source Diode Characteristics and Maximum Ratings
IS
Maximum Continuous Drain–Source Diode Forward Current
2.5
A
VSD
Drain–Source Diode Forward
Voltage
VGS = 0 V, IS = 2.5 A (Note 2)
0.7 1.2
V
tRR
Reverse Recovery Time
IF = 6.7 A,
47
ns
QRR
Reverse Recovery Charge
diF/dt = 100 A/µs
(Note 2)
135
nC
Notes:
1. RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the
drain pins. RθJC is guaranteed by design while RθCA is determined by the user's board design.
2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%, For Repetitive Avalanche Tj must be less the 150 °C
a) 40°C/W when mounted
on a 1in2 pad of 2 oz
copper
b) 85°C/W when mounted on
a minimum pad of 2 oz
copper
Scale 1 : 1 on letter size paper
FDS3170N7 Rev C1(W)