English
Language : 

NM24C65U Datasheet, PDF (1/11 Pages) Fairchild Semiconductor – 64K-Bit Serial EEPROM with Write Protect 2-Wire Bus Interface
PRELIMINARY
August 1999
NM24C65U
64K-Bit Serial EEPROM with Write Protect
2-Wire Bus Interface
General Description:
continuously reliable non-volatile solution for all markets.
The NM24C65U is a 64K (65,536) bit serial interface CMOS
EEPROM (Electrically Erasable Programmable Read-Only
Memory). This device fully conforms to the Extended I2C™ 2-wire
protocol which uses Clock (SCL) and Data I/O (SDA) pins to
synchronously clock data between the "master" (for example a
microprocessor) and the "slave" (the EEPROM device). In addi-
tion, the serial interface allows a minimal pin count packaging
designed to simplify PC board layout requirements and offers the
designer a variety of low voltage and low power options.
NM24C65U incorporates a hardware "Write Protect" feature, by
which the upper half of the memory can be disabled against
programming by connecting the WP pin to VCC. This section of
memory then effectively becomes a ROM (Read-Only Memory)
and can no longer be programmed as long as WP pin is connected
to VCC.
Fairchild EEPROMs are designed and tested for applications requir-
ing high endurance, high reliability and low power consumption for a
Block Diagram
VCC
WP
SDA
WRITE
LOCKOUT
START
STOP
LOGIC
Functions
I I2C™ compatible interface
I 65,536 bits organized as 8,192 x 8
I 100 KHz or 400 KHz operation
I Extended 2.7V – 5.5V operating voltage
I Self timed programming cycle (6ms typical)
I "Programming complete" indicated by ACK polling
I Memory "Upper Block" Write Protect pin
Features
I The I2C™ interface allows the smallest I/O pincount of any
EEPROM interface
I 32 byte page write mode to minimize total write time per byte
I Low VCC programming lockout (3.8V)
— "H" option (Standard VCC range) parts only
I Typical 200µA active current (ICCA)
I Typical 1µA standby current (ISB) for "L" devices and 0.1µA
standby current for "LZ" devices
I Endurance: Up to 1,000,000 data changes
I Data retention greater than 40 years
START CYCLE
H.V. GENERATION
TIMING &CONTROL
SCL
A2
A1
A0
SLAVE ADDRESS
REGISTER &
COMPARATOR
CONTROL
LOGIC
LOAD
INC
WORD
ADDRESS
COUNTER
XDEC
E2PROM
ARRAY
R/W
YDEC
CK
DIN
DATA REGISTER
DOUT
I2C™ is a registered trademark of Philips Electronics N.V.
© 1999 Fairchild Semiconductor Corporation
1
NM24C65U Rev. B.1
DS800012-1
www.fairchildsemi.com