English
Language : 

NDH8320C Datasheet, PDF (1/8 Pages) Fairchild Semiconductor – Dual N & P-Channel Enhancement Mode Field Effect Transistor
December 1996
NDH8320C
Dual N & P-Channel Enhancement Mode Field Effect Transistor
General Description
Features
These dual N- and P -Channel enhancement mode power
field effect transistors are produced using Fairchild's
proprietary, high cell density, DMOS technology. This very
high density process is especially tailored to minimize
on-state resistance and provide superior switching
performance. These devices are particularly suited for low
voltage applications such as notebook computer power
management and other battery powered circuits where fast
switching, low in-line power loss, and resistance to
transients are needed.
N-Channel 3 A, 20 V, RDS(ON)=0.06 Ω @ VGS=4.5 V
RDS(ON)=0.075 Ω @ VGS=2.7 V P-Channel -2A, -20V,
RDS(ON)=0.13 Ω @ VGS=-4.5 V
RDS(ON)=0.19 Ω @ VGS=-2.7 V.
Proprietary SuperSOTTM-8 package design using copper lead
frame for superior thermal and electrical capabilities.
High density cell design for extremely low RDS(ON).
Exceptional on-resistance and maximum DC current
capability.
___________________________________________________________________________________
5
4
6
3
7
2
8
1
Absolute Maximum Ratings
Symbol Parameter
TA= 25°C unless otherwise noted
N-Channel
VDSS
Drain-Source Voltage
VGSS
Gate-Source Voltage
ID
Drain Current - Continuous
- Pulsed
20
8
(Note 1)
3
15
PD
Power Dissipation for Single Operation
TJ,TSTG Operating and Storage Temperature Range
THERMAL CHARACTERISTICS
(Note 1)
RθJA
RθJC
Thermal Resistance, Junction-to-Ambient
Thermal Resistance, Junction-to-Case
(Note 1)
(Note 1)
0.8
-55 to 150
156
40
P-Channel
-20
-8
-2
-10
Units
V
V
A
W
°C
°C/W
°C/W
© 1997 Fairchild Semiconductor Corporation
NDH8320C Rev.B