English
Language : 

NC7SV57_10 Datasheet, PDF (1/14 Pages) Fairchild Semiconductor – TinyLogic® ULP-A Universal Configurable Two-Input Logic Gates
December 2010
NC7SV57 / NC7SV58
TinyLogic® ULP-A Universal Configurable Two-Input
Logic Gates
Features
ƒ 0.9V to 3.6V VCC Supply Operation
ƒ 3.6V Over-Voltage Tolerant I/Os at VCC
from 0.9V to 3.6V
ƒ Extremely High Speed tPD
- 2.5ns: Typical for 2.7V to 3.6V VCC
- 3.1ns: Typical for 2.3V to 2.7V VCC
- 4.0ns: Typical for 1.65V to 1.95V VCC
- 6.0ns: Typical for 1.4V to 1.6V VCC
- 8.0ns: Typical for 1.1V to 1.3V VCC
- 23.0ns: Typical for 0.9V VCC
ƒ Power-Off High-Impedance Inputs and Outputs
ƒ High Static Drive (IOH/IOL)
- ±24mA at 3.00V VCC
- ±18mA at 2.30V VCC
- ±6mA at 1.65V VCC
- ±4mA at 1.4V VCC
- ±2mA at 1.1V VCC
- ±0.1mA at 0.9V VCC
ƒ Proprietary Quiet Series™ Noise/EMI Reduction
ƒ Ultra-Small MicroPak™ Package
ƒ Ultra-Low Dynamic Power
Description
The NC7SV57 and NC7SV58 are universal configurable
two-input logic gates from Fairchild’s Ultra-Low Power
(ULP-A) series of TinyLogic®. ULP-A is ideal for
applications that require extreme high-speed, high
drive, and low power. This product is designed for a
wide low-voltage operating range (0.9V to 3.6V VCC)
and applications that require more drive and speed than
the TinyLogic® ULP series, but still offer best-in-class,
low-power operation.
Each device is capable of being configured for 1 of 5
unique two-input logic functions. Any possible two-input
combinatorial logic function can be implemented, as
shown in the Function Selection Table. Device
functionality is selected by how the device is wired at
the board level. Figures 1 through 10 illustrate how to
connect the NC7SV57 and NC7SV58, respectively, for
the desired logic function. All inputs have been
implemented with hysteresis.
The NC7SV57 and NC7SV58 are uniquely designed for
optimized power and speed and are fabricated with an
advanced CMOS technology to achieve high-speed
operation while maintaining low CMOS power
dissipation.
Ordering Information
Part Number Top Mark
Package
NC7SV57P6X
V57
6-Lead SC70, EIAJ SC-88a, 1.25mm Wide
NC7SV57L6X
NC7SV57FHX
NC7SV58P6X
NC7SV58L6X
NC7SV58FHX
H3
6-Lead Micropak™, 1.0mm Wide
H3
6-Lead, MicroPak2™, 1x1mm Body, .35mm Pitch
V58
6-Lead SC70, EIAJ SC-88a, 1.25mm Wide
H4
6-Lead Micropak™, 1.0mm Wide
H4
6-Lead, MicroPak2™, 1x1mm Body, .35mm Pitch
Packing Method
3000 Units on
Tape & Reel
5000 Units on
Tape & Reel
3000 Units on
Tape & Reel
5000 Units on
Tape & Reel
© 2002 Fairchild Semiconductor Corporation
NC7SV57 • NC7SV58 • Rev. 1.0.4
www.fairchildsemi.com