FSTD16450 Datasheet, PDF(1/11 Page) Fairchild Semiconductor – Configurable 4-Bit to 20-Bit Bus Switch with Selectable Level Shifting

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

FSTD16450 Datasheet, PDF (1/11 Pages) Fairchild Semiconductor – Configurable 4-Bit to 20-Bit Bus Switch with Selectable Level Shifting

January 2001

Revised August 2001

FSTD16450

Configurable 4-Bit to 20-Bit Bus Switch

with Selectable Level Shifting

General Description

The Fairchild Universal Bus Switch FSTD16450 provides

4-bit, 5-bit, 8-bit, 10-bit, 16-bit, 20-bit of high-speed CMOS

TTL-compatible bus switching. The low on resistance of

the switch allows inputs to be connected to outputs without

adding propagation delay or generating additional ground

bounce noise.

The FSTD16450 is designed to allow âcustomerâ configura-

tion control of the enable connections. The device is orga-

nized as either a 4-bit, 5-bit, 10-bit or 20-bit bus switch. 8-

bit and 16-bit configurations are also achievable (see Func-

tional Description). The device's bit configuration is chosen

through select pin logic. (see Truth Table). When OEx is

LOW, Port Ax is connected to Port Bx. When OEx is HIGH,

the switch is OPEN.

Another key device feature is the addition of a level shifting

select pin, âS2â. When S2 is LOW, the device behaves as a

standard N-MOS switch. When S2 is HIGH, a diode to VCC

is integrated into the circuit allowing for level shifting

between 5V inputs and 3.3V outputs.

Features

s 4â¦ switch connection between two ports

s Voltage level shifting

s Minimal propagation delay through the switch

s Low lCC

s Zero bounce in flow-through mode

s Control inputs compatible with TTL level

s Also packaged in plastic Fine-Pitch Ball Grid Array

(FBGA) (Preliminary)

Applications Note

Select pins S0, S1, S2 are intended to be used as static

user configurable control pins. The AC performance of

these pins has not been characterized or tested. Switching

of these select pins during system operation may tempo-

rarily disrupt output logic states and/or enable pin controls.

Ordering Code:

Order Number Package Number

Package Description

FSTD16450GX

(Note 1)

BGA54A

(Preliminary)

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

[Tape and Reel]

FSTD16450MTD

MTD56

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter âXâ to the ordering code.

Note 1: BGA package available in Tape and Reel only.

UHCï£ª is a trademark of Fairchild Semiconductor Corporation.

www.fairchildsemi.com

▷