FQB3P50TM Datasheet, PDF (1/9 Pages) Fairchild Semiconductor – 500V P-Channel MOSFET

FQB3P50 / FQI3P50
500V P-Channel MOSFET
August 2000
QFET^TM
General Description
These P-Channel enhancement mode power field effect
transistors are produced using Fairchild’s proprietary,
planar stripe, DMOS technology.
This advanced technology has been especially tailored to
minimize on-state resistance, provide superior switching
performance, and withstand high energy pulse in the
avalanche and commutation mode. These devices are well
suited for electronic lamp ballast based on complimentary
half bridge.
Features
• -2.7A, -500V, R_DS(on) = 4.9Ω @V_GS = -10 V
• Low gate charge ( typical 18 nC)
• Low Crss ( typical 9.5 pF)
• Fast switching
• 100% avalanche tested
• Improved dv/dt capability
D
GS
D²-PAK
FQB Series
GDS
I²-PAK
FQI Series
Absolute Maximum Ratings T_C = 25°C unless otherwise noted
Symbol
V_DSS
I_D
I_DM
V_GSS
E_AS
I_AR
E_AR
dv/dt
P_D
T_J, T_STG
T_L
Parameter
Drain-Source Voltage
Drain Current
- Continuous (T_C = 25°C)
- Continuous (T_C = 100°C)
Drain Current - Pulsed
(Note 1)
Gate-Source Voltage
Single Pulsed Avalanche Energy
(Note 2)
Avalanche Current
(Note 1)
Repetitive Avalanche Energy
(Note 1)
Peak Diode Recovery dv/dt
(Note 3)
Power Dissipation (T_A = 25°C) *
Power Dissipation (T_C = 25°C)
- Derate above 25°C
Operating and Storage Temperature Range
Maximum lead temperature for soldering purposes,
1/8" from case for 5 seconds
Thermal Characteristics
Symbol
Parameter
R_θJC
R_θJA
Thermal Resistance, Junction-to-Case
Thermal Resistance, Junction-to-Ambient *
R_θJA
Thermal Resistance, Junction-to-Ambient
* When mounted on the minimum pad size recommended (PCB Mount)
©2000 Fairchild Semiconductor International
G!
S
!
●
●
▶▲
●
!
D
FQB3P50 / FQI3P50
-500
-2.7
-1.71
-10.8
± 30
250
-2.7
8.5
-4.5
3.13
85
0.68
-55 to +150
300
Typ
Max
--
1.47
--
40
--
62.5
Units
V
A
A
A
V
mJ
A
mJ
V/ns
W
W
W/°C
°C
°C
Units
°C/W
°C/W
°C/W
Rev. A, August 2000