DM7490A Datasheet, PDF (1/5 Pages) Fairchild Semiconductor – Decade and Binary Counters

August 1986
Revised March 2000
DM7490A
Decade and Binary Counters
General Description
The DM7490A monolithic counter contains four master-
slave flip-flops and additional gating to provide a divide-by-
two counter and a three-stage binary counter for which the
count cycle length is divide-by-five.
The counter has a gated zero reset and also has gated set-
to-nine inputs for use in BCD nine’s complement applica-
tions.
To use the maximum count length (decade or four-bit
binary), the B input is connected to the Q_A output. The
input count pulses are applied to input A and the outputs
are as described in the appropriate Function Table. A sym-
metrical divide-by-ten count can be obtained from the
counters by connecting the Q_D output to the A input and
applying the input count to the B input which gives a divide-
by-ten square wave at output Q_A.
Features
s Typical power dissipation
145 mW
s Count frequency 42 MHz
Ordering Code:
Order Number Package Number
Package Description
DM7490AN
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagram
© 2000 Fairchild Semiconductor Corporation DS006533
www.fairchildsemi.com