DM74164 Datasheet, PDF (1/4 Pages) Fairchild Semiconductor – 8-Bit Serial In/Parallel Out Shift Registers

September 1986
Revised February 2000
DM74164
8-Bit Serial In/Parallel Out Shift Registers
General Description
These 8-bit shift registers feature gated serial inputs and
an asynchronous clear. A LOW logic level at either serial
input inhibits entry of the new data, and resets the first flip-
flop to the LOW level at the next clock pulse, thus providing
complete control over incoming data. A HIGH logic level on
either input enables the other input, which will then deter-
mine the state of the first flip-flop. Data at the serial inputs
may be changed while the clock is HIGH or LOW, but only
information meeting the setup and hold time requirements
will be entered. Clocking occurs on the LOW-to-HIGH level
transition of the clock input. All inputs are diode-clamped to
minimize transmission-line effects.
Features
s Gated (enable/disable) serial inputs
s Fully buffered clock and serial inputs
s Asynchronous clear
s Typical clock frequency 36 MHz
s Typical power dissipation 185 mW
Ordering Code:
Order Number Package Number
Package Description
DM74164
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagram
Function Table
Inputs
Outputs
Clear Clock A B Q_A Q_B … Q_H
L
X
XX L
L…L
H
L
X X Q_A0 Q_B0 … Q_H0
H
↑
H H H Q_An … Q_Gn
H
↑
LX
L
Q_An … Q_Gn
H
↑
XL
L
Q_An … Q_Gn
H = HIGH Level (steady state)
L = LOW Level (steady state)
X = Don’t Care (any input, including transitions)
↑ = Transition from LOW-to-HIGH level
Q_A0, Q_B0, Q_H0 = The level of Q_A, Q_B, or Q_H, respectively, before the
indicated steady-state input conditions were established.
Q_An, Q_Gn = The level of Q_A or Q_G before the most recent ↑ transition of the
clock; indicates a one-bit shift.
© 2000 Fairchild Semiconductor Corporation DS006552
www.fairchildsemi.com