English
Language : 

74F193 Datasheet, PDF (1/8 Pages) NXP Semiconductors – Up/down binary counter with separate up/down clocks
April 1988
Revised September 2000
74F193
Up/Down Binary Counter with Separate Up/Down Clocks
General Description
The 74F193 is an up/down modulo-16 binary counter. Sep-
arate Count Up and Count Down Clocks are used, and in
either counting mode the circuits operate synchronously.
The outputs change state synchronously with the LOW-to-
HIGH transitions on the clock inputs. Separate Terminal
Count Up and Terminal Count Down outputs are provided
that are used as the clocks for subsequent stages without
extra logic, thus simplifying multi-stage counter designs.
Individual preset inputs allow the circuit to be used as a
programmable counter. Both the Parallel Load (PL) and the
Master Reset (MR) inputs asynchronously override the
clocks.
Ordering Code:
Order Number Package Number
Package Description
74F193SC
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F193SJ
(Note 1)
M16D
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F193PC
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Note 1: Device not available in Tape and Reel.
Logic Symbols
Connection Diagram
IEEE/IEC
© 2000 Fairchild Semiconductor Corporation DS009497
www.fairchildsemi.com