English
Language : 

74F132_00 Datasheet, PDF (1/5 Pages) Fairchild Semiconductor – Quad 2-Input NAND Schmitt Trigger
April 1988
Revised September 2000
74F132
Quad 2-Input NAND Schmitt Trigger
General Description
The F132 contains four 2-input NAND gates which accept
standard TTL input signals and provide standard TTL out-
put levels. They are capable of transforming slowly chang-
ing input signals into sharply defined, jitter-free output
signals. In addition, they have a greater noise margin than
conventional NAND gates.
Each circuit contains a 2-input Schmitt Trigger followed by
level shifting circuitry and a standard FAST output struc-
ture. The Schmitt Trigger uses positive feedback to effec-
tively speed-up slow input transitions, and provide different
input threshold voltages for positive and negative-going
transitions. This hysteresis between the positive-going and
negative-going input threshold (typically 800 mV) is deter-
mined by resistor ratios and is essentially insensitive to
temperature and supply voltage variations.
Ordering Code:
Order Number Package Number
Package Description
74F132SC
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F132SJ
M14D
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F132PC
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
IEEE/IEC
Unit Loading/Fan Out
U.L.
Pin Names Description
HIGH/LOW
An, Bn
On
Inputs
Outputs
1.0/1.0
50/33.3
Input IIH/IIL
Output IOH/IOL
20 µA/−0.6 mA
−1 mA/20 mA
Function Table
Inputs
A
B
L
L
L
H
H
L
H
H
H = HIGH Voltage Level
L = LOW Voltage Level
Outputs
O
H
H
H
L
FAST is a registered trademark of Fairchild Semiconductor Corporation
© 2000 Fairchild Semiconductor Corporation DS009477
www.fairchildsemi.com