English
Language : 

XRT86L30_08 Datasheet, PDF (69/284 Pages) Exar Corporation – SINGLE T1/E1/J1 FRAMER/LIU COMBO
REV. 1.0.1
REGISTER 22
BIT
FUNCTION
1 SB_ENB(1)
0 SB_ENB(0)
SINGLE T1/E1/J1 FRAMER/LIU COMBO
TABLE 35: SLIP BUFFER CONTROL REGISTER
SLIP BUFFER CONTROL REGISTER (SBCR)
XRT86L30
HEX ADDRESS: 0X0116
TYPE DEFAULT
DESCRIPTION-OPERATION
R/w
0
Slip Buffer Mode Select
R/W
0
Selects mode of operation of slip buffer.
00 = Buffer is bypassed and RxSync and RxSERClk are outputs.
01 = Elastic store slip buffer enabled. RxSERClk is an input.
10 = Buffer acts as FIFO Data latency dictated by the setting within
the FIFO
Latency Register. RxSERClk is an input.
11 = Buffer is bypassed. RxSync and RxSERClk are outputs.
REGISTER 23
BIT
FUNCTION
7-5 Reserved
4-0 Latency
REGISTER 24
BIT
FUNCTION
7 DMA0 RST
6 DMA0 ENB
5 WR TYPE
4 - 3 Reserved
TABLE 36: FIFO LATENCY REGISTER
FIFO LATENCY REGISTER (FFOLR)
HEX ADDRESS: 0X0117
TYPE DEFAULT
DESCRIPTION-OPERATION
-
-
Reserved
R/W
0
Sets the distance between slip buffer read and slip buffer write point-
ers in FIFO mode.
TABLE 37: DMA 0 (WRITE) CONFIGURATION REGISTER
DMA 0 WRITE CONFIGURATION REGISTER (D 0 WCR)
HEX ADDRESS: 0X0118
TYPE DEFAULT
DESCRIPTION-OPERATION
R/W
0
DMA_0 Reset
Resets transmit DMA 0 channel.
0 = Normal operation.
1 = A zero to one transition resets DMA channel_0.
R/W
0
DMA_0 Enable
Enables DMA_0 interface.
0 = Disables DMA_0 interface
1 = Enables DMA_0 interface
R/W
0
Write Type Select
Selects function of WR signal.
0 = WR functions as direction signal (indicates whether the current
bus
cycle is a read or write operation) and RD functions as a data
strobe
signal.
1 = WR functions as a write strobe signal and RD functions as con-
figured in
the DMA 1 configuration register.
-
-
Reserved
58