XR16L788_05 Datasheet, PDF (54/54 Pages) Exar Corporation – HIGH PERFORMANCE 2.97V TO 5.5V OCTAL UART

XR16L788
HIGH PERFORMANCE 2.97V TO 5.5V OCTAL UART
xr
REV. 1.2.2
4.3 INTERRUPT ENABLE REGISTER (IER) - READ/WRITE ............................................................................................. 29
4.4 INTERRUPT STATUS REGISTER (ISR) - READ ONLY .............................................................................................. 30
TABLE 13: INTERRUPT SOURCE AND PRIORITY LEVEL .............................................................................. 31
4.5 FIFO CONTROL REGISTER (FCR) - WRITE ONLY ................................................................................................. 32
TABLE 14: TRANSMIT AND RECEIVE FIFO TRIGGER TABLE AND LEVEL SELECTION ................................... 33
4.6 LINE CONTROL REGISTER (LCR) - READ/WRITE ................................................................................................... 33
TABLE 15: PARITY SELECTION ................................................................................................................. 34
4.7 MODEM CONTROL REGISTER (MCR) - READ/WRITE ............................................................................................. 35
4.8 LINE STATUS REGISTER (LSR) - READ ONLY ....................................................................................................... 36
4.9 MODEM STATUS REGISTER (MSR) - READ ONLY ................................................................................................. 36
4.10 MODEM STATUS REGISTER (MSR) - WRITE ONLY .............................................................................................. 37
TABLE 16: AUTO RS485 HALF-DUPLEX DIRECTION CONTROL DELAY FROM TRANSMIT-TO-RECEIVE .......... 38
4.11 SCRATCH PAD REGISTER (SPR) - READ/WRITE .......................................................................................... 38
4.12 FEATURE CONTROL REGISTER (FCTR) - READ/WRITE .............................................................................. 38
TABLE 17: 16 SELECTABLE HYSTERESIS LEVELS WHEN TRIGGER TABLE-D IS SELECTED ......................... 39
4.13 ENHANCED FEATURE REGISTER (EFR) - READ/WRITE ........................................................................................ 40
TABLE 18: SOFTWARE FLOW CONTROL FUNCTIONS ................................................................................. 40
4.14 TXCNT[7:0]: TRANSMIT FIFO LEVEL COUNTER - READ ONLY ............................................................................ 41
4.15 TXTRG [7:0]: TRANSMIT FIFO TRIGGER LEVEL - WRITE ONLY ........................................................................... 41
4.16 RXCNT[7:0]: RECEIVE FIFO LEVEL COUNTER - READ ONLY .............................................................................. 42
4.17 RXTRG[7:0]: RECEIVE FIFO TRIGGER LEVEL - WRITE ONLY ............................................................................. 42
TABLE 19: UART RESET CONDITIONS ............................................................................................... 43
ABSOLUTE MAXIMUM RATINGS ................................................................................. 44
ELECTRICAL CHARACTERISTICS .............................................................................. 44
DC ELECTRICAL CHARACTERISTICS ......................................................................................................... 44
Figure 16. XR16L788 VOL Sink Current Chart .................................................................................... 45
Figure 17. XR16L788 VOH Source Current Chart ............................................................................... 45
AC ELECTRICAL CHARACTERISTICS .......................................................................................................... 46
Figure 18. 16 Mode (Intel) Data Bus Read and Write Timing ............................................................... 47
Figure 19. 68 Mode (Motorola) Data Bus Read and Write Timing ....................................................... 48
Figure 20. Modem Input/Output Timing ................................................................................................ 49
Figure 21. Receive Interrupt Timing [Non-FIFO Mode] ........................................................................ 49
Figure 22. Transmit Interrupt Timing [Non-FIFO Mode] ....................................................................... 50
Figure 23. Receive Interrupt Timing [FIFO Mode] ................................................................................ 50
Figure 24. Transmit Interrupt Timing [FIFO Mode] ............................................................................... 50
PACKAGE DIMENSIONS ............................................................................................... 51
REVISION HISTORY .................................................................................................................................. 52
II