English
Language : 

XRT75VL00D Datasheet, PDF (4/92 Pages) Exar Corporation – E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
XRT75VL00D
E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
TABLE OF CONTENTS
REV. 1.0.3
GENERAL DESCRIPTION ................................................................................................. 1
FEATURES .................................................................................................................................................... 1
APPLICATIONS .............................................................................................................................................. 1
TRANSMIT INTERFACE CHARACTERISTICS ...................................................................................................... 2
RECEIVE INTERFACE CHARACTERISTICS ........................................................................................................ 2
Figure 1. Block Diagram of the XRT 75VL00D ................................................................................................. 2
JITTER ATTENUATORS ................................................................................................................................... 3
Figure 2. Pin Out of the XRT75VL00D .............................................................................................................. 3
ORDERING INFORMATION ................................................................................................................... 3
TABLE OF CONTENTS ................................................................................................................................... 1
PIN DESCRIPTIONS (BY FUNCTION) ............................................................................. 4
TRANSMIT INTERFACE ................................................................................................................................... 4
RECEIVE INTERFACE ..................................................................................................................................... 6
CLOCK INTERFACE ........................................................................................................................................ 8
OPERATING MODE SELECT ........................................................................................................................... 9
CONTROL AND ALARM INTERFACE ................................................................................................................. 9
MICROPROCESSOR SERIAL INTERFACE - (HOST MODE) ........................................................................ 11
13
JITTER ATTENUATOR INTERFACE ................................................................................................................. 13
ANALOG POWER AND GROUND ................................................................................................................... 14
DIGITAL POWER AND GROUND ................................................................................................................... 14
1.0 ELECTRICAL CHARACTERISTICS ................................................................................................. 15
TABLE 1: ABSOLUTE MAXIMUM RATINGS ............................................................................................................ 15
TABLE 2: DC ELECTRICAL CHARACTERISTICS: ................................................................................................... 15
2.0 TIMING CHARACTERISTICS ............................................................................................................ 16
Figure 3. Typical interface between terminal equipment and the XRT75VL00D (dual-rail data) .................... 16
Figure 4. Transmitter Terminal Input Timing ................................................................................................... 16
Figure 5. Receiver Data output and code violation timing .............................................................................. 17
Figure 6. Transmit Pulse Amplitude test circuit for E3, DS3 and STS-1 Rates ............................................... 17
3.0 LINE SIDE CHARACTERISTICS: ..................................................................................................... 18
3.1 E3 LINE SIDE PARAMETERS: ............................................................................................................................. 18
Figure 7. Pulse Mask for E3 (34.368 mbits/s) interface as per itu-t G.703 ..................................................... 18
TABLE 3: E3 TRANSMITTER AND RECEIVER LINE SIDE SPECIFICATIONS (TA = 250C AND VDD = 3.3 V ± 5%) ....... 18
Figure 8. Bellcore GR-253 CORE Transmit Output Pulse Template for SONET STS-1 Applications ............ 19
TABLE 4: STS-1 PULSE MASK EQUATIONS ........................................................................................................ 19
TABLE 5: STS-1 TRANSMITTER AND RECEIVER LINE SIDE SPECIFICATIONS (TA = 250C AND VDD =3.3V ± 5%) 20
Figure 9. Transmit Ouput Pulse Template for DS3 as per Bellcore GR-499 .................................................. 20
TABLE 6: DS3 PULSE MASK EQUATIONS ........................................................................................................... 21
TABLE 7: DS3 TRANSMITTER AND RECEIVER LINE SIDE SPECIFICATIONS (TA = 250C AND VDD = 3.3V ± 5%) ... 21
Figure 10. Microprocessor Serial Interface Structure ...................................................................................... 22
Figure 11. Timing Diagram for the Microprocessor Serial Interface ................................................................ 22
TABLE 8: MICROPROCESSOR SERIAL INTERFACE TIMINGS ( TA = 250C, VDD=3.3V± 5% AND LOAD = 10PF) ..... 23
4.0 The Transmitter Section: ................................................................................................................. 24
4.1 TRANSMIT CLOCK: ........................................................................................................................................... 24
4.2 B3ZS/HDB3 ENCODER: .................................................................................................................................. 24
4.2.1 B3ZS Encoding: ................................................................................................................................. 24
Figure 12. Single-Rail or NRZ Data Format (Encoder and Decoder are Enabled) ......................................... 24
Figure 13. Dual-Rail Data Format (encoder and decoder are disabled) ......................................................... 24
4.2.2 HDB3 Encoding: ................................................................................................................................. 25
4.3 TRANSMIT PULSE SHAPER: .............................................................................................................................. 25
Figure 14. B3ZS Encoding Format ................................................................................................................. 25
Figure 15. HDB3 Encoding Format ................................................................................................................. 25
4.3.1 Guidelines for using Transmit Build Out Circuit: ............................................................................ 26
1