XR16M770 Datasheet, PDF (3/52 Pages) Exar Corporation – 1.62V TO 3.63V HIGH PERFORMANCE UART WITH 64-BYTE FIFO

REV. 1.0.0
PIN DESCRIPTIONS
XR16M770
1.62V TO 3.63V HIGH PERFORMANCE UART WITH 64-BYTE FIFO
Pin Description
NAME
24-QFN
PIN#
32-QFN
PIN#
25-BGA
PIN#
TYPE
DESCRIPTION
DATA BUS INTERFACE
A2
12
17
A1
13
18
A0
14
19
D7
3
5
D6
2
4
D5
1
3
D4
24
1
D3
23
32
D2
22
31
D1
21
30
D0
20
29
IOR#
11
14
IOW#
9
12
CS#
6
8
INT
15
20
A5
I _{Address lines [2:0]. These 3 address lines select the internal regis-}
A4
ters in UART during a data bus transaction.
B4
C3
I/O _{Data bus lines [7:0] (bidirectional).}
C2
E3
E1
D1
E2
D2
C1
B5
I _{This input is read strobe (active low). The falling edge instigates an}
internal read cycle and retrieves the data byte from an internal reg-
ister pointed by the address lines [A2:A0], puts the data byte on the
data bus to allow the host processor to read it on the rising edge.
C5
I _{This input is write strobe (active low). The falling edge instigates the}
internal write cycle and the rising edge transfers the data byte on
the data bus to an internal register pointed by the address lines.
D4
I _{This input is chip select (active low) to enable the device.}
A3
O _{This output is the active high device interrupt output. The output}
(OD) state is defined by the user through the software setting of MCR[3].
INT is set to the active mode when MCR[3] is set to a logic 1. INT is
set to the three state mode when MCR[3] is set to a logic 0. See
MCR[3].
MODEM OR SERIAL I/O INTERFACE
TX
5
7
D3
RX
4
6
E4
RTS#
16
21
B3
CTS#
18
24
A1
DTR#
-
22
B2
O _{UART Transmit Data or infrared encoder data. Standard transmit}
and receive interface is enabled when MCR[6] = 0. In this mode,
the TX signal will be a logic 1 during reset or idle (no data). Infrared
IrDA transmit and receive interface is enabled when MCR[6] = 1. In
the Infrared mode, the inactive state (no data) for the Infrared
encoder/decoder interface is a logic 0. If it is not used, leave it
unconnected.
I _{UART Receive Data or infrared receive data. Normal receive data}
input must idle at logic 1 condition. The infrared receiver idles at
logic 0. This input should be connected to VCC when not used.
O _{UART Request-to-Send (active low) or general purpose output.}
This output must be asserted prior to using auto RTS flow control,
see EFR[6], MCR[1] and IER[6].
I _{UART Clear-to-Send (active low) or general purpose input. It can}
be used for auto CTS flow control, see EFR[7], MSR[4] and IER[7].
This input should be connected to VCC when not used.
O _{UART Data-Terminal-Ready (active low) or general purpose output.}
3