XR16V2552 Datasheet, PDF (22/48 Pages) Exar Corporation – HIGH PERFORMANCE DUART WITH 16-BYTE FIFO

XR16V2552
PRELIMINARY
HIGH PERFORMANCE DUART WITH 16-BYTE FIFO
.
REV. P1.0.0
TABLE 9: INTERNAL REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED WHEN EFR BIT-4=1
ADDRESS REG READ/
A2-A0 NAME WRITE
BIT-7
BIT-6
BIT-5
BIT-4
BIT-3 BIT-2 BIT-1 BIT-0 COMMENT
16C550 Compatible Registers
0 0 0 RHR RD
Bit-7 Bit-6 Bit-5 Bit-4
Bit-3 Bit-2 Bit-1 Bit-0
0 0 0 THR WR Bit-7 Bit-6 Bit-5 Bit-4
Bit-3 Bit-2 Bit-1 Bit-0
001
IER RD/WR 0/
0/
0/
0/
Modem RX Line TX
RX
CTS Int. RTS Int. Xoff Int.
Enable Enable Enable
Sleep
Mode
Enable
Stat. Int. Stat. Empty Data
Enable Int.
Int
Int.
Enable Enable Enable
0 1 0 ISR RD FIFOs FIFOs
0/
0/
INT
INT
INT
INT _LCR[7]=0
Enabled Enabled
Source Source Source Source
RTS/ Xon/Xoff _Bit-3
Bit-2 Bit-1 Bit-0
CTS INT special
Status INT
010
FCR
WR RXFIFO RXFIFO 0/
0/
DMA
TX
RX FIFOs
Trigger Trigger
TXFIFO TXFIFO
Trigger Trigger
Mode
Enable
FIFO FIFO Enable
Reset Reset
011
100
101
110
111
000
001
010
010
LCR RD/WR Divisor Set TX Set
Enable Break Parity
Even
Parity
Parity
Enable
Stop
Bits
Word Word
Length Length
Bit-1 Bit-0
MCR RD/WR
0/
BRG
Pres-
caler
0/
IR Mode
Enable
0/
Xon any
Internal
Lopback
Enable
OP2#
Output
Control
OP1# RTS# DTR#
Output Output
IR Input _{Control Control}
Invert
LSR
RD RX FIFO THR & THR
Global TSR Empty
Error Empty
RX
Break
RX
Framing
Error
RX
Parity
Error
RX
Over-
run
Error
RX
Data LCR ≠ 0xBF
Ready
MSR RD
CD#
Input
RI#
Input
DSR#
Input
CTS#
Input
Delta
CD#
Delta Delta Delta
RI# DSR# CTS#
SPR RD/WR Bit-7 Bit-6 Bit-5 Bit-4
Bit-3 Bit-2 Bit-1 Bit-0
DLL RD/WR Bit-7
DLM RD/WR Bit-7
AFR RD/WR Rsvd
DLD RD/WR 0
Baud Rate Generator Divisor
Bit-6 Bit-5 Bit-4
Bit-3
Bit-6 Bit-5 Bit-4
Bit-3
Rsvd Rsvd Rsvd Rsvd
0 4X Mode 8X Mode Bit-3
Bit-2
Bit-2
Bit-1
Bit-1
Bit-0 ^LCR[7]=1
LCR ≠ 0xBF
Bit-0
RXRDY# Baudout# Concur- LCR[7]=1
Select Select rent Write _{LCR ≠ 0xBF}
EFR[4] = 0
Bit-2
Bit-1
Bit-0
LCR[7]=1
LCR ≠ 0xBF
EFR[4] = 1
22